HD6809, HD68A09, HD68B09 MPU (Micro Processing Unit)

The HD6809 is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the HMCS6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any 8-bit microprocessor today. The HD6809 has hardware and software features which make

The HD6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

HD6800 COMPATIBLE

- Hardware Interfaces with All HMCS6800 Peripherals
- Software Upward Source Code Compatible Instruction Set and Addressing Modes

■ ARCHITECTURAL FEATURES


- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

- HARDWARE FEATURES


- On Chip Oscillator
- DMA/BREQ Allows DMA Operation or Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use With Slow Memory
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Blocked After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories
- Compatible with MC6809, MC68A09 and MC68B09

■ SOFTWARE FEATURES

- 10 Addressing Modes
 - HMCS6800 Upward Compatible Addressing Modes
 - Direct Addressing Anywhere in Memory Map
 - · Long Relative Branches
 - Program Counter Relative
 - * True Indirect Addressing
 - Expanded Indexed Addressing:



■ PIN ARRANGEMENT




(Top View)

0, 5, 8, or 16-bit Constant Offsets 8, or 16-bit Accumulator Offsets

- Auto-Increment/Decrement by 1 or 2

 Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-bit Arithmetic
- TransferfExchange All Registers
 Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	-20 ∼ +75	°C
Storage Temperature	Tate	-55 ∼ +150	°C

^{*} With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	:	Symbol	min	typ	max	Unit
Supply Voltage		V _{cc} *	4.75	5.0	5.25	V
		V _{IL} *	-0.3	_	0.8	V
		Logic (Ta = 0 ~ +75°C)	2.0	-	Vec	
Input Voltage	V _{IH} *	Logic (Ta = -20 ~ 0°C)	2.2	-	Vcc	V
		RES	4.0		Vcc	
Operating Temperature		Topr	-20	25	75	°c

^{*} With respect to V_{SS} (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5V±5%, V_{SS} = 0V, Ta = -20~+75°C, unless otherwise noted.)

Item		Symbol	Test Condition		HD680	9	н	D68A	09	н	D688	09	Unit
FLEIFI		Эўпівоі	rest condition	nim	typ*	max	min	typ*	max	min	typ*	max	Unit
			Ta = 0 ~ +75°C	2,0		Vcc	2,0	-	Vcc	2.0	-	Vcc	
Input "High" Voltage	Except RES	V _{BH}	Ta = -20 ~ 0°C	2.2	-	Vcc	2.2	-	Vcc	2.2	-	Vcc	v
	RES			4.0	-	Vcc	4.0		Vcc	4.0	-	Vcc	
Input "Low" Voltage	•	VIL		-0.3	_	0.8	-0.3	· <u>-</u>	8,0	-0.3	-	0.8	٧
Input Leakage Current	Except EXTAL, XTAL	lin	Vin=0~5.25V, V _{CC} =max	-2,5	-	2,5	-2,5	_	2,5	-2.5	-	2,5	μА
Three State (Off State)	D,~D,	†TS:	Vin=0.4~2.4V,	-10	-	10	-10	_	10	-10	-	10	μА
Input Current	A.~A., R/W	1151	V _{CC} ×max	-100	-	100	-100	-	100	-100		100	۳.
	D.~D,		I _{LOAD} =-205μA, V _{CC} =min	2,4	-	-	2.4			2,4	-	_	
Output "High" Voltage	A,~A,,, R/W, Q, E	Voн	I _{LOAD} =-145μA, V _{CC} =min	2,4	-	-	2.4		-	2.4	-	-	v
	BA, B\$		I _{LOAD} *-100μA, V _{CC} =min	2,4	-	-	2.4	_	-	2.4	-	-	
Output "Low" Voltage		VOL	I _{LOAD} =2mA	-	-	0.5	-	-	0.5	-		0.5	V
Power Dissipation		₽D		l –	_	1,0	-		1.0	-	-	1.0	W
Input Capacitance	D,~D,	Cin	Vin=0V.		10	15	_	10	15	<u></u>	10	15	pF
	Except D _o ~D ₇	Cisi	Ta=25°C.		7	10		7	10		7	10	L P'
Output Capacitance	A _o ~A ₁₅ , R/W, BA, BS	Cout	f=1MHz	-	-	12	1	-	12	-	-	12	рF

^{*}Ta=25°C, V_{CC}=5V

(D) HITACHI

297

• AC CHARACTERISTICS ($V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$, $Ta = -20 \sim +75 ^{\circ}C$, unless otherwise noted.)

1. CLOCK TIMING

Item	Symbol	Test Condition	ŀ	ID680	9	ŀ	D68A	09	н	D68B	09	
	- Oyinboi	rest Condition	min	typ	max	min	typ	max	min	typ	max	Unit
Frequency of Operation (Crystal or External Input)	fXTAL		0.4	-	4	0.4	_	6	0,4	-	8	MHz
Cycle Time	t _{cyc}	1	1000		10000	667	_	10000	500	_	10000	ns
Total Up Time	t _{UT}	1	975	-	-	640	_	 _ 	480	-	-	ns
Processor Clock "High"	tewen	1	450	_	15500	280	_	15700	220	_	15700	D\$
Processor Clock "Low"	tpweL	1	430	_	5000	280	_	5000	210	_	5000	ns
E Rise and Fall Time	ter, tef	Fig. 2, Fig. 3	_	_	25	_	_	25			20	ns
E _{Low} to Q _{High} Time	tavs	1	200	_	250	130	_	165	80	 	125	536
Q Clock "High"	tPWQH		450	_	5000	280		5000	220	_	5000	ns
Q Clock "Low"	tewal	†	450	_	15500	280	_	15700	220		15700	ns
Q Rise and Fall Time	tor, tof	1	_	_	25	_	_	25		_	20	ns
Q _{Low} to E Falling	t _{QE}		200		_	133		_	100	_	-	7.5

2. BUS TIMING

Item	Symbol	Test Condition		1D680	9	н	D68A	09	н	D688	09	Uni
			min	typ	max	min	typ	max	min	typ	max	7 0,,,,,
Address Delay	t _{AD}		_	- T	200	_	_	140		_	110	ns
Address Valid to QHigh	†AQ		50	_	_	25	_	1	15	_		ns
Peripheral Read Access Time (tut-tap-tap-tage)	†ACC	Fig. 2, Fig. 3	695	-		440	-	-	330	_	_	ns
Data Set Up Time (Read)	tosa		80	_	_	60	_		40	_		ns
Input Data Hold Time	tohr		10			10	_	_	10			ns
Address Hold Time A _a ~A ₁₅ , R/W	•	Fig. 2, Fig. 3 Ta=0~+75°C	20		-	20	_	-	20	_	1	ПВ
	tah	Fig. 2, Fig. 3 Ta=-20~0°C	10	-	-	10	-	-	10	_	_	ns
Data Delay Time (Write)	†DDW	Fig. 3	-	-	200	1		140	_		110	п
Output Hold Time		Fig. 3 Ta=0~+75°C	30	-	1	30	-	_	30		_	ns
	wHG [†]	Fig. 3 Ta=-20~0°C	20	-	-	20	-	-	20	_	-	ns

3. PROCESSOR CONTROL TIMING

Item	Symbol	Test Condition		ID680	9	Н	D68A	09	Н	D68B	09	
MODVA			min	typ	max	min	typ	max	min	typ	max	Unit
MRDY Set Up Time	*PCSM		125	-	1	125	-	_	110		_	ns
Interrupts Set Up Time	tecs		200			140						- 113
HALT Set Up Time						_	_=		110			ns_
RES Set Up Time	†PCSH	Fig. 6~Fig. 10	200		<u> </u>	140			110			nş
	t _{PCSB}		Fig. 6~Fig. 10	200	-		140	- 1	~	110		
DMA/BREQ Set Up Time	tPCSD	Fig. 14, Fig. 15	125	_	-	125		_	110		_	Ds.
Processor Control Rise and Fall Time	[†] PCr, [†] PCf			1	100	_	-	100	-	_	100	ns
Crystal Oscillator Start Time	†RC		-	-	50	-	_	30	_	_	30	ms






Figure 1 Bus Timing Test Load



*Hold time for BA, BS not specified.

Figure 2 Read Data from Memory or Peripherals



*Hold time for BA, BS not specified,

Figure 3 Write Data to Memory or Peripherals

■ PROGRAMMING MODEL

As shown in Figure 4, the HD6809 adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D

register, and is formed with the A register as the most significant byte.

• Direct Page Register (DP)

The Direct Page Register of the HD6809 serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs $(A_8 \sim A_{1.5})$ during Direct Addressing Instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.



Index Registers (X, Y)

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register

offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.




Figure 4 Programming Model of The Microprocessing Unit

• Stack Pointer (U, S)

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the HD6809 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on the stack. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the HD6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

Program Counter

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

Condition Code Register

The Condition Code Register defines the State of the Processor at any given time. See Fig. 5.




Figure 5 Condition Code Register Format

■ CONDITION CODE REGISTER DESCRIPTION

Bit 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

Rit 1 (V)

Bit I is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

Bit 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

• Bit 3 (N

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

Bit 4 (I)

Bit 4 is the IRQ mask bit. The processor will not recognize interrupts from the IRQ line if this bit is set to a one. NMI, FIRQ, IRQ, RES, and SWI all are set I to a one; SWI2 and SWI3 do not affect I.

• Bit 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry-from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is



undefined in all subtract-like instructions

Bit 6 is the FIRQ mask bit. The processor will not recognize interrupts from the FIRQ line if this bit is a one. NMI, FIRQ, SWI, and RES all set F to a one. IRQ, SWI2 and SWI3 do not

. Bit 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that Bit 7 is the entire Itag, and when set to a one indicates man the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ SIGNAL DESCRIPTION

Power (V_{SS}, V_{CC})

Two pins are used to supply power to the part: VSS is ground or 0 volts, while VCC is $\pm 5.0 \text{V} \pm 5\%$.

Address Bus (A₀~A₁₅)

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF₁₆, R/W = "High", and BS = "Low"; this is a "dummy access" or VMA cycle. Addresses are valid on the rising edge of Q (see Figs. 2 and 3). All address bus drivers are made high impedance when output Bus Availabe (BA) is "High". Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 90 pF.

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 130 pF.

Read/Write (R/W)

This signal indicates the direction of data transfer on the data bus, A "Low" indicates that the MPU is writing data onto the data bus, R/W is made high impedance when BA is "High", R/W is valid on the rising edge of Q. Refer to Figs. 2 and 3.

• Reset (RES)

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Fig. 6. The Reset vectors are fetched from locations FFFE16 and FFFF16 (Table 1) when Interrupt Acknowledge is true, (BA · BS=1). During initial power-on, the Reset line should be held "Low" until the clock oscillator is fully operational. See Fig. 7.

Because the HD6809 Reset pin has a Schmitt-trigger input

with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Man for Interrupt Vectors

Interrupt Vector	Memory Map For Vector Locations					
Description	MS LS					
RES	FFFF	FFFE				
NMI	FFFD	FFFC				
SWI	FA FFFB					
IRQ	FFF9	FFF8				
FIRO	FFF7	FFF6				
SW12	FFF5	FFF4				
SW13	FFF2 FFF3					
Reserved	FFFO FFF1					

HALT

A "Low" level on this input pin will cause the MPU to stop nunning at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt or Bus Grant state. While halted, the MPU will not respond to external real-time requests (FIRQ, IRQ) although DMA/BREQ will always be accepted, and NMI or RES will be latched for later response. During the Halt state Q and E continue to run normally. If the MPU is not running (RES, DMA/BREQ), a halted state (BA-BS=1) can be achieved by pulling HALT "Low" while DES is still "Low". If DAM/BREQ and HALT "Low" while DES is still "Low". "Low" while RES is still "Low". If DAM/BREQ and HALT are both pulled "Low", the processor will reach the last cycle of the instruction (by reverse cycle stealing) where the machine will then become halted. See Figs. 8 and 16.

 Bus Available, Bus Status (BA, BS)
 The BA output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes "Low", an additional dead cycle will elapse before the MPU acquires the bus.

The BS output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

Table 2 MPU State Definition


ВА	BS	MPU State
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT or Bus Grant

Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch (RES, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt/Bus Grant is true when the HD6809 is in a Halt or Bus Grant condition.





• Non Maskable Interrupt (NMI)*

A negative edge on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than FIRQ, IRQ or software interrupts. During recognition of an NMI, the entire machine state is saved on the

hardware stack. After reset, an NMI will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of NMI "Low" must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See




Figure 8 HALT and Single Instruction Execution for System Debug




Figure 9 TRO and NMI Interrupt Timing




Figure 10 FIRQ Interrupt Timing

• Fast-Interrupt Request (FIRO) •

A "Low" level on this input pin will initiate a fast interrupt sequence provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request (IRO), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 10.

• Interrupt Request (IRQ)*

A "Low" level input on this pin will initiate an interrupt Request sequence provided the mask bit (I) in the CC is clear. Since IRQ stacks the entire machine state it provides a slower response to interrupts than FIRQ. IRQ also has a lower priority than FIRQ. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 9. source of the interrupt before doing an RTI. See Fig. 9.

* NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain "Low" until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain "Low" for one cycle.

XTAL, EXTAL

These inputs are used to connect the on-chip oscillator to an external parallel-resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Fig. 7. Proper RF layout techniques should be observed in the layout of printed circuit boards.

<NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT>

In designing the board, the following notes should be taken when the crystal oscillator is used.

1) Crystal oscillator and load capacity Cin, Cout must be placed

near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is Linduced to pin 38 and 39.

2) Pin 38 and 39 signal line should be wired apart from other signal line as much as possible. Don't wire them in parallel.

Normal oscillation may be disturbed when E or Q signal is Lfeedbacked to pin 38 and 39.





Figure 11 Board Design of the Oscillation Circuit.

<THE FOLLOWING DESIGN MUST BE AVOIDED>

A signal line or a power source line must not cross or go near the oscillation circuit line as shown in Fig. 12 to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over $10M\Omega$.

304





• E, Ω E is similar to the HD6800 bus timing signal ϕ_2 ; Q is a quadrature clock signal which leads E. Q has no parallel on the HD6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of E. Timing for E and Q is shown in Fig. 13.

• MRDY

• MRDY

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is "High". When MRDY is "Low", E and Q may be stretched in integral multiples of quarter (1/4) bus cycles, thus allowing interface to slow memories, as shown in Fig. 14. A maximum

Figure 12 Example of Normal Oscillation may be Disturbed.




Figure 13 E/Q Relationship




Figure 14 MRDY Timing



stretch is 10 microseconds. During nonvalid memory access (VMA cycles) MRDY has no effect on stretching E and Q; this inhibits slowing the processor during "don't care" bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and DMA/BREQ).

Also MRDY has effect on stretching E and Q during Dead Cycle.

DMA/BREQ

The DMA/BREQ input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Fig. 15. Typical uses include DMA and dynamic memory

Transition of DMA/BREQ should occur during Q. A "Low" level on this pin will step instruction execution at the end of the current cycle. The MPU will acknowledge DMA/BREQ by setting BA and BS to "High" level. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a lead-

ing and trailing dead cycle. See Fig. 16.


Typically, the DMA controller will request to use the bus by asserting DMA/BREQ pin "Low" on the leading edge of E. When the MPU replies by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.

False memory accesses may be prevented during and dead cycles by developing a system DMAVMA signal which is "Low" in any cycle when BA has changed.

When BA goes "Low" (either as a result of DMA/BREQ = "High" or MPU self-refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory, to allow transfer of bus mastership without contention.

■ MPU OPERATION


During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This



*DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

Figure 15 Typical DMA Timing (<14 Cycles)





^{*}DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

Figure 16 Auto - Refresh DMA Timing (Reverse Cycle Stealing)

sequence begins at RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt, HALT or DMA/BREQ can also alter the normal execution of instructions. Fig. 17 illustrates the flow chart for the HD6809.

ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any microcomputer today. For example, the HD6809 has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6809:

- (1) Implied (Includes Accumulator)
- Immediate
- (3) Extended
- Extended Indirect
- (4) (5) Direct
- (6) Register
- (7) Indexed

Zero-Offset

Constant Offset

Accumulator Offset

Auto Increment/Decrement

- (8) Indexed Indirect
- Relative
- (10) Program Counter Relative

Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6809 uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing

LDA #\$20

LDX #\$F000 LDY #CAT

(NOTE) # signifies Immediate addressing, S signifies hexadecimal value.

Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

CAT LDA

STX MOUSE

LDD \$2000

Extended Indirect

As a special case of indexed addressing (discussed below), "I" level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

LDA LDX [CAT] [SFFFE]


[DOG]

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8-bit of the address to be used. The upper 8-bit of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be

M HITACHI

307



(NOTE) Asserting RES will result in entering the reset sequence from any point in the flow chart.

Figure 17 Flowchart for HD6809 Instruction

@ HITACHI

accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6809 is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA SETDP \$30 \$10 (Assembler directive)

LDB \$1030 LDD <CAT

(NOTE) < is an assembler directive which forces direct addressing.

Register Addressing
Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR	X, Y	Transfers X into Y
EXG	A, B	Exchanges A with B
PSHS	A, B, X, Y	Push Y, X, B and A onto S
PULU	X, Y, D	Pull D. X. and Y from U

Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Fig. 18 lists the legal formats for the postbyte. Table 3 gives the assembler form and the number of cycles and bytes

	F	ost-l	3yte F	Regis	ter Bi	t		Indexed Addressing
7	6	5	4	3	2	1	۵	Mode
0	R	R	×	х	×	×	×	EA = ,R + 5 Bit Offset
1	R	Я	0	0	0	0	0	,R +
1	R	R	0/1	0	0	0	1	,R + +
1	R	R	0	O	0	1	0	, -R
1	R	R	0/1	0	0	1	1	,R
1	R	R	0/1	0	1	0	0	EA = ,R + 0 Offset
1	R	R	0/1	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	0/1	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	0/1	-	0	0	0	EA = , R + 8 Bit Offset
1	R	R	0/1	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	0/1	1	0	1	1	EA = ,R + D Offset
1	×	×	0/1	1	1	0	0	EA = ,PC + 8 Bit Offset
1	×	₹	0/1	1	1	0	1	EA = ,PC + 16 Bit Offse
1	R	R	1	1	1	1	1	EA = {,Address]
		<u> </u>	$\overline{}$	_		Ĺ		Addressing Mode Field

Indirect Field
(Sigh bit when b7 = 0)

O Non Indirect

1 Indirect
Register Field: FR

O0 = X

O1 = Y

10 = U

11 = S

< = Don't Care

Figure 18 Index Addressing Postbyte Register Bit Assignments

Table 3 Indexed Addressing Mode

		N	on Indirect	Indirect					
Туре	Forms	Assembler Form	Postbyte OP Code	+ ~	1 1	Assembler Form	Postbyte OP Code	+~	1
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
(2's Complement Offsets)	5 Bit Offset	n, R	0RRnnnnn	1	0	default	ts to 8-bit	T	
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R	A Register Offset	A, R	1RR00110	1	0	(A, R)	1RR10110	4	0
(2's Complement Offsets)	B Register Offset	8, R	1RR00101	1	0	(B, R)	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2	0	not	allowed	Т	
	Increment By 2	,R + +	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	, - R	1RR00010	2	0	not	allowed	T	I
	Decrement By 2	,R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC	8 Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1××11100	4	1
(2's Complement Offsets)	16 Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16 Bit Address	-	_	T-	-	(n)	10011111	5	2

R = X, Y, U or S

RR:

× = Don't Care

00 = X 01 = Y 10 = U 11 = S

 $[\]stackrel{+}{\sim}$ and $\stackrel{+}{\#}$ indicate the number of additional cycles and bytes for the particular variation.



added to the basic values for indexed addressing for each variation.

Zero-Offset Indexed

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are: LDD LDA 0.X

Constant Offset Indexed

S

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5-bit (-16 to +15)

8-bit (-128 to +127)
16-bit (-32768 to +32767)
The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA LDX 23,X -2,S LDY 300,X LDU CAT,Y

Accumulator-Offset Indexed

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at nun-time.

Some examples are:

LDA B,Y LDX D,Y LEAX B,X

Auto Increment/Decrement Indexed

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the "High" to "Low" addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8 or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LĐA STD Y+ + ,-Y LDB LDX

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0, X + + (X initialized to 0)

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following

 $0 \rightarrow \text{temp} \\ X + 2 \rightarrow X$ calculate the EA; temp is a holding register perform autoincrement

X → (temp) do store operation

Indexed Indirect

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index register and an

Before Execution $A = \times \times (don't care)$ X = \$F000

\$0100 LDA [\$10,X]

\$F150 is now the

\$F010 \$F1 SF011 \$50

new EA

EA is now \$F010

\$F150 \$AA

After Execution A = \$AA Actual Data Loaded

X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by I indirect). Some examples of indexed indirect are:

LDA [,X] [10,S] LDD [B,Y] [,X++] LDA LDD

Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 216. Some examples of relative addressing are:

BEQ BGT DOG (short) CAT LBEQ RAT (long) DOG RABBIT LBGT (long)

NOP RAT NOP RABBIT

Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data.

Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

[CAT, PCR] [DOG, PCR] LDU

■ HD6809 INSTRUCTION SET

The instruction set of the HD6809 is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions and addressing modes are described in detail below:


PSHU/PSHS


The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE





eTFR/FXG

Within the HD6809, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. Three are denoted as

0000 - D	0101 - PC
0001 - X	1000 - A
0010 - Y	1001 - B
0011 - U	1010 - CC
0100 - S	1011 - DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE

11	1
I SOURCE	DESTINATION
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

• LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 4.

The LEA instruction also allows the user to access data in a position independent manner. For example:

MSG1, PCR PDATA (Print message routine) LBSR

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

(any of the 16-bit pointer registers X, Y, U LEAa, b+ or S may be substituted for a and b.)

(calculate the EA) 1. b → temp

2. b + 1 → b (modify b, postincrement)

3. temp → a (load a)

LEAa, -b1. $b-1 \rightarrow temp$ (calculate EA with predecrement)

2. $b-1 \rightarrow b$ (modify b, predecrement)

(load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

Table 4 LEA Examples

Instruction	Operation	Comment
LEAX 10, X LEAX 500, X LEAY A, Y LEAY D, Y LEAU -10, U LEAS -10, S LEAS 10, S LEAX 5, S.	$\begin{array}{ccc} Y + A & \rightarrow Y \\ Y + D & \rightarrow Y \\ U - 10 & \rightarrow U \\ S - 10 & \rightarrow S \\ S + 10 & \rightarrow S \end{array}$	Adds 5-bit constant 10 to X Adds 16-bit constant 500 to X Adds 8-bit accumulator to Y Adds 16-bit D accumulator to Y Subtracts 10 from U Used to reserve area on stack Used to 'clean up' stack Transfers as well as adds

• MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multipleprecision multiplications.

Long And Short Relative Branches

The HD609 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instruction, the MFO enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the Syne state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a "Low" level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Fig. 19 depicts Sync timing.

Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6809, and are prioritized in the following order: SWI, SWI2,

SW13. 16-Bit Operation

The HD6809 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6809. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. VMA is an indication of FFFF16 on the address bus, R/W="High" and BS="Low". The following examples illustrate the use of the chart; see Fig. 20.

Example 1: LBSR (Branch Taken) Before Execution SP = F000

\$8000		LBSR	1	CAT
\$A000	CAT	•		
		CYCLE	BY-CY	CLE FLOW
Cycle #	Address	Data	R/W	Description
1	8000	17	ì	Opcode Fetch
2 3	8001	1F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	VMA Cycle
5	FFFF	*	1	VMA Cycle
6	A000	*	1	Computed Branch
				Address
7	FFFF	*	1	VMA Cycle
8	EFFF	03	Ō	Stack Low Order
				Byte of Return
				Address
9	EFFE	80	0	Stack High Order
				Byte of Return
				Address

Example 2: DEC (Extended)

\$8000	DEC	:	\$A0	000
\$A000	FCB		\$80	i
		CYCL	E-BY-CY	CLE FLOW
Cycle #	Address	Data	R/\overline{W}	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	7 F	0	Store the Decre-
				mented Data

^{*} The data bus has the data at that particular address.

■ HD6809 INSTRUCTION SET TABLES


The instructions of the HD6809 have been broken down into five different categories. They are as follows:

8-Bit operation (Table 5) 16-Bit operation (Table 6) Index register/stack pointer instructions (Table 7) Relative branches (long or short) (Table 8)

Miscellaneous instructions (Table 9)
HD6809 instruction set tables and Hexadecimal Values of instructions are shown in Table 10 and Table 11.

312






- (NOTES) If the associated mask bit is set when the interrupt is requested, this cycle will be an instruction fatch from address location PC + 1.

 However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) interrupt processing continues with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).

 If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, sithough only one cycle is incessary to bring the processor out of SYNC.


Figure 19 Sync Timing



(NOTE) Write operation during store instruction.

Figure 20 Address Bus Cycle-by-Cycle Performance





(NOTE) STACK': Address stored in stack pointer before execution.
STACK": Address set to stack pointer as the result of the execution.

Figure 20 Address Bus Cycle-by-Cycle Performance (Continued)




Figure 20 Address Bus Cycle-by-Cycle Performance (Continued)

OHITACHI

Table 5 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumultor or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A × B → D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.



Table 7 Index Register/Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 8 Branch Instructions

Mnemonic(s)	Operation
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
8MI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
	UNSIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLS	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never



-----HD6809,HD68A09,HD68B09

Table 9 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

	RUCTION/	⊢.	. abi	ico.	1 5			D680								-:-	,				_		_	_	
F	ORMS	OP	MPL.	,	_	IREC	,		TEN			AEDI.	,		DEX	_	-	LAT		DESCRIPTION	5	3		1	0
458		1	\vdash	#	OP	<u> ~</u>	#	OP	~	#	OP	-~	#	OP	~	#	OP	~46	#		Н	N	z	V	С
ABX	ADCA ADCB	3A	3	1	99 D9	4	2 2	B9 F9	5	3	89 C9	2 2	2 2	A9 E9	4+ 4+	2+ 2+				B+X→X (UNSIGNED) A+M+C→A B+M+C→B	:	1 1	1	• !	•
ADD	ADDA ADDB ADDD				9B D8 D3	4 6	2 2 2	BB FB F3	5 5 7	3 3 3	8B CB C3	2 2 4	2 2 3	AB EB E3	4+ 4+ 6+	2+ 2+ 2+				A + M → A B + M → B D + M:M + 1 → D	1	1	###	:	1 1 1
ANĐ	ANDA ANDB ANDCC				94 D4	4	2	B4 F4	5 5	3	84 C4 1C	2 2 3	2 2 2	A4 E4	4+ 4+	2+ 2+				A ∧M → A B ∧M → B CC∧ IMM → CC	(-	3	‡	0	•
ASL	ASLA ASLB ASL	48 58	2	1	08	6	2	78	7	3				68	6+	2+				£}[-[[[]]	(9)(9)(9)	‡	1	1 1 1	1 1 1
ASR	ASRA ASRB ASR	47 57	2	1	07	6	2	77	7	3				67	6+	2÷					(6) (6) (6)	:	1 2 2 3	•	1
BCC	BCC LBCC															-	24 10 24	3 5(6)	2 4	Branch C = 0 Long Branch C = 0	•	:	•	:	:
BCS	BCS LBCS																25 10 25	3 5(6)	2 4	Branch C = 1 Long Branch C = 1	:	•	:	•	:
BEQ	BEQ LBEQ																27 10 27	3 5(6)	2 4	Branch Z=1 Long Branch Z=1	:	•	:	:	:
BGE	BGE LBGE																2C 10 2C	3 5(6)	2 4	Branch N⊕V=0 Long Branch N⊕V=0	:	•	•	:	:
BGT	BGT LBGT																2E 10 2E	3 5(6)	2 4	Branch Z√(N⊕V)=0 Long Branch Z√(N⊕V)=0	:	:	:	:	:
BHI	BHI LBHI																22 10 22	3 5(6)	2 4	Branch CVZ=0 Long Branch CVZ=0	:	:	:	:	:
BHS	BHS																24	3	2	Branch					
	LBHS																10 24	5(6)	4	C=0 Long Branch C=0	•	•	•	•	•
BIT	BITA BITB				95 D5	4	2	B5 F5	5 5	3	85 C5	2	2	A5 E5	4+ 4+	2+ 2+				Bit Test A (M A A) Bit Test B (M AB)	:	1	ţ	0	:
BLE	BLE LBLE																2F 10 2F	3 5(6)	2	Branch Z√(N⊕ v)=1 Long Branch Z√(N⊕ V)=1	:	:	:	:	:
BLO	BLO LBLO																25 10 25	3 5(6)	2 4	Branch C=1 Long Branch C=1	:	:	:	:	:
BLS	BLS	-											Ì				23	3	2	Branch	•	•	•	•	•
	LBLS																10 23	5(6)	4	CV Z=1 Long Branch CV Z=1	•	•	•	٠	•
BLT	BLT LBLT																2D 10 2D	3 5(6)	2	Branch N⊕V≃1 Long Branch N⊕V=1	•	:	:	:	:
ВМІ	BMI LBMI																2B 10 2B	3 5(6)	2	Branch N=1 Long Branch N=1	:	:	:	•	•
BNE	BNE LBNE																26 10 26	3 5(6)	2 4	Branch Z ≠ 0 Long Branch Z = 0	:	:	•	•	:
BPL	BPL LBPL																2A 10 2A	3 5(6)	2 4	Branch N = 0 Long Branch N = 0	:	:	•	•	:
BRA	BRA LBRA										-						20 16	3 5	2 3	Branch Always Long Branch/ Always	:	•	•	•	•
BRN	BRN LBRN																21 10 21	3 5	2 4	Branch Never Long Branch Never	:	•	•	•	:

(to be continued)

318



	RUCTION/	1	MPL	ED	Г	IRE		_	TEN		ING I	MOD		T IA	DEV	EDŒ	l pr	LATI	V6		ſ.	1-	1-	1.	_
•	O. IIIIO	OP	~	#	OP	_	#	OP	_	#	OP	_	1#	OP	-	#	OP	-6	VE #	DESCRIPTION	5	3	-	1	_\$_
BSR	BSR	1	1	Ť	+	1	†	+-	+-	1"	,	+-	-	+	+	#	8D	7	2	Branch to	H	N	Z	V	4
	LBSR	ĺ															17	9	3	Subroutine Long Branch to	ľ				
вус	BVC LBVC																28 10	3 5(6)	2	Subroutine Branch V = 0 Long Branch	•	•		•	
B∨S	BVS LBVS																28 29 10	3 5(6)	2 4	V = 0 Branch V = 1 Long Branch	:	•	:	•	
CLR	CLRA CLRB CLR	4F 5F	2 2	1	OF	6	2	7F	7	3				6F	6+	2+	29			V = 1 0 → A 0 → B 0 → M		.000	1 1	000	
CMP	CMPA CMPB CMPD				91 D1 10	4 4 7	2 2 3	B1 F1 10	5 5 8	3 3 4	81 C1 10	2 2 5	2 2 4	A1 E1 10	4+ 4+ 7+	2+ 2+ 3+				Compare M from A Compare M from B Compare M: M + 1	(8)	1	1 1 1	0 :: :	
	CMPS				93	7	3	B3	8	4	83	5	4	A3	7+	3+				from D Compare M: M + 1		ľ		ł	
	CMPU		ĺ		9C	7	3	BC 11	8	4	8C	5	4	AC 11	7+	3+				from S	1	1	‡	;	
	CMPX				93 9C	6	2	B3 BC	7	3	83 8C	4	3	A3 AC	6+					Compare M: M + 1 from U	•	ŧ	‡	‡	
	CMPY				10	7		1			i	1	1		1	2+			Ì	Compare M: M + 1 from X	•	1	1	\$	İ
	OINT 1		ŀ	1	9C	′	3	10 BC	8	4	10 8C	5	4	10 AC	7+	3+				Compare M: M + 1 from Y	•	‡	1	\$	l
СОМ	COMA COMB COM	43 53	2	1	03	6	2	73	7	3				63	6+	2+				Ä → A B → B M → M	:	1	1	0	
CWAI		3C	20	2																CC ∧ IMM → CC (except 1→E)	(Ľ	0	_	ļ
AA		19	2	1																(except 1→E) Wait for Interrupt Decimal Adjust A			ţ	(B)	
DEC	DECA DECB	4A 5A	2	1																A - 1 → A B - 1 → B	•	1	‡	1	ŀ
	DEC				0A	6	2	7A	7	3				6A	6+	2+				$M-1\rightarrow M$	•	‡	:	1	ľ
OR	EORA EORB				98 D8	4	2 2	B8 F8	5	3	88 C8	2	2	A8 E8	4+	2÷ 2+				$A \oplus M \rightarrow A$ $B \oplus M \rightarrow B$	•	1	1	0	l
XG	R1, R2	1E	7	2		-					-	_	-	-0	7	-				R1 ↔ R2®	(Ľ	; 100	0	ľ
NC	INCA INCB INC	4C 5C	2	1	oc.	6	2	7C	7	3				6C	6+	2+				A + 1 → A B + 1 → 8	•	1	1	‡ ‡	
MP					0E	3	2	7E	4	3				6E	3+	2+ 2+		- 1		M + 1 → M EA [©] → PC	•		•	‡ •	ľ
SR					9D	7	2	BD	8	3				AD	7+	2+				Jump to Subroutine	1 - 1			:	ľ
.D	LDA LDB LDD				96 D6 DC	4 4 5	2 2 2	B6 F6 FC	5 5	3 3 3	86 CC	2 2 3	2 2 3	A6 E6 EC	4+ 4+ 5+	2+ 2+ 2+			ĺ	M → A M → B M: M + 1 → D	• • •	+++	##	000	
	LDS				10 DE	6	3	10 FE	7	4	10 CE	4	4	10 EE	6+	3+				M: M + 1 → S	•	į	***	ŏ	
	LDV LDY				DE 9E 10 9E	5 6	2 2 3	FE BE 10 BE	6 6 7	3 4	CE 8E 10 8E	3 4	3 4	AE 10 AE	5+ 5+ 6+	2+ 2+ 3+				M: M + 1 → U M: M + 1 → X M: M + 1 → Y	• • •	** *** **	‡ ‡	0	
EA.	LEAS LEAU LEAX LEAY				-						32			32 33 30	4+ 4+ 4+	2+ 2+ 2+				EA [©] → S EA [©] → U EA [©] → X	• • •	•	•	•	
SL	LSLA LSLB LSL	48 58	2 2	1	08	6	2	78	-					31	4+	2+				B}[•	• ‡ ‡	1		1
SR	LSRA LSRB LSR	44 54	2	1					7	3				68	6+	2+				B}·+IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	:	‡ 0	1 1	•	1
IUL	Lon	3D	11	1	04	6	2	74	7	3				64	6+	2+	l			W) ກີກກາກຕື່ກໍ່		0	1	•	3
EG	NEGA	40	2	1							ĺ									(Unsigned) A+1→A	(2)	:	1	•	1
00	NEGB NEG	50	2	1	00	6	2	70	7	3				60	6+	2+				<u>B</u> +1→B	3	1		:	
OP	_	12	2	1	- 1				į		1					- [ı	- 1	- 1	No Operation	•	•	•		١.

(to be continued)



INICTO	UCTION/						HE	6809	AD	DRE	SSIN	G MC	ODES							_	=				
	DRMS	- 11	MPLII	ΕĐ	D	REC	T:	EXTE	ND	D	IMN	IED!	ATE	INI	DEX	ED®	RE	LAT	٧E	DESCRIPTION	5	3	2	1	0
	_	OP	~_	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~®	#		н	N	z	٧	С
OR	ORA ORB ORCC				9A DA	4	2	BA FA	5 5	3	8A CA 1A	2 2 3	2 2	AA EA	4+ 4+	2+ 2+				A ∨ M → A B ∨ M → B CC ∨ IMM → CC	. (-	‡ ‡	3 #	0 0	• • •
PSH	PSHS	34	5+0	1																Push Registers on S Stack	•	•	•	•	•
	PSHU	36	5+ [®]																	Push Registers on U Stack	•	•	•	•	•
PUL	PULS PULU	35	5+®	_																Pull Registers from S Stack Pull Registers from]		(B))
ROL	ROLA	49	2	1																U Stack		1	•		,
	ROLB	59	2	1	09	6	2	79	7	3				69	6+	2+				B\-\f-\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	:	1		į	:
ROR	RORA RORB ROR	46 56	2	1	06	. 6	2	76	7	3				66	6+	2+					•	‡ ‡	‡ ‡	:	1
RTI		зв	6/15	1																Return From Interrupt	(-	_	O		-)
RTS		39	5	1																Return From Subroutine	•	•	•	•	•
SBC	SBCA SBCB				92 D2	4	2 2	B2 F2	5 5	3	82 C2	2	2	A2 E2	4+ 4+	2+ 2+				A - M - C → A B - M + C → B	(B)	1	1	1	‡ ‡
SEX		1D	2	1																Sign Extend B into A	•	1	\$	•	٠
ST	STA STB STD STS				97 D7 DD 10 DF	4 4 5 8	2 2 2 2 3	B7 F7 FD 10	5 6 7	3 3 4				A7 E7 ED 10	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+				A → M B → M D → M: M+ 1 S → M: M + 1	•	‡ ‡ ‡	:	0000	•
	STU STX STY				DF 9F 10 9F	5 5 6	2 2 3	FF FF BF 10 BF	6 7	3 3 4				EF EF AF 10 AF	5+ 5+ 6+	2+ 2+ 3+				U → M: M + 1 X → M: M + 1 Y → M: M + 1	:	‡ ‡	1 1 1	0	•
SUB	SUBA SUBB SUBD				90 D0 93	4 6	2 2 2	B0 F0 B3	5 5 7	3 3 3	80 C0 83	2 2 4	2 2 3	A0 E0 A3	4+ 4+ 6+	2+ 2+ 2+				A - M → A B - M → B D - M: M + 1 → D	₫. (B.	: : :	; !	1	1 1 1 1
SWI	SWI® SWI2®	3F 10	19 20	1 2																Software Interrupt 1 Software Interrupt 2	•	:	•	•	•
	SWI3®	3F 11 3F	20	2																Software Interrupt3	•	•	•	•	•
SYNC		13	≥2	1				·												Synchronize to Interrupt	•	•	٠	٠	•
TER	R1, R2	1F	6	2																R1 → R2 ⁻¹⁵	(-	_	(0)		-)
TST	TSTA TSTB TST	4D 5D	2	1	OD.	6	2	7D	7	3				6D	6+	2+				Test A Test B Test M	•	1	1	0	•

(NOTES)

- (NOTES)

 This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table.

 Pl and R2 may be any pair of 8 bit or any pair of 16 bit registers.
 The 8 bit registers are: A, B, CC, DP
 The 16 bit registers are: A, P, U, S, D, PC

 EA is the effective address.

 The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.

 S[6] means: 5 cycles if branch not taken, 6 cycles if taken.

 SWI sets 1 and F bits. SWI2 and SWI3 do not affect I and F.

 Conditions Codes set as a direct result of the instruction.

 Value of half-carry flag is underlined.

 Special Case Carry set if b7 is SET.

 Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

 LEGEND:

- ndition Codes set as a direct resurt of the in
 LEGEND:
 OP Operation Code (Hexadecimal)
 Number of MPU Cycles
 Number of Program Bytes
 H Number of Program Bytes
 Arithmetic Plus
 Arithmetic Minus
 Multiply
 M Complement of M
 Transfer Into
 H Half-carry (from bit 3)
 N Negative (sign bit)

- N ∨ C + C C C
- Zero (byte)
 Overflow, 2's complement
 Carry from bit 7
 Test and set if true, cleared otherwise
 Not Affected
 Condition Code Register
 Concatenation
 Logical or
 Logical and
 Logical Exclusive or

0.

Table 11 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode		=
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60			-	
01	•	*	•	•	31	LEAY	A A	4+	2+ 2+	61	NEG	indexed	6+	2+
02		l			32	LEAS	I.	4+	2+	62		Ī		
03	сом	- 1	6	2	33	LEAU	indexed	4+	2+ 2+	63	COM		٠.	
04	LSR	ı	6	2	34	PSHS	implied	5+	2	64	LSR	1	6+	2+
05	*	[•	•	35	PULS	nnpheu ≜	5+	2	65	LSH.	1	6+	2+
06	ROR	ł	6	2	36	PSHU	T	5+	2	66			٠.	
07	ASR	1	6	2	37	PULU	1	5+	2		ROR	- 1	6+	2+
08	ASL, LSL		6	2	38	. 020	1	27	2	67	ASR	.,	6+	2+
09	ROL	ı	5	2	39	RTS	4	5	1	68 69	ASL, LS ROL) <u>.</u>	6+	2+
0A	DEC	- 1	6	2	3A.	ABX	l	3	1	6A	DEC	1	6+	2+
0B			-	-	3B	RTI		6.15	1	6B	, DEC	1	6+	2+
OC	INC		6	2	3C	CWAI	ŀ	20	2	6C	INC	1	6+	2.
OD	TST	1	6	2	3Đ	MUL	1	11	1	6D	TST	1	6+	2 · 2 ·
0E	JMP	+	3	2	3E	*	. ↓		•	6E	JMP	1	3+	2+
0F	CLR	Direct	6	2	3F	SWI	Implied	19	1	6F	CLR	Indexed	6+	2+
							иприес	,,,	•	٠.	CLN	HUEXEG	υ.	2*
10) See	_	_	_	40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11	Next Page		_	-	41		A	-	•	71		Exterided ≜	,	3
12	NOP	Implied	2	1	42	*	Ţ			72		T		
13	SYNC	implied	2	1	43	COMA		2	1	73	COM	[7	3
14	•				44	LSRA		2	i	74	LSR	ı	7	3
15	•				45	•	Į.	_		75	+	j	,	3
16	LBRA	Relative	5	3	46	ROBA	İ	2	1	76	ROR	•	7	3
17	LBSR	Relative	9	3	47	ASRA	Į	2	i	77	ASR	1	7	3
18	•				48	ASLA, LSLA		2	i	78	ASL, LS		ź	3
19	DAA	Implied	2	1	49	ROLA	ı	2	1	79	ROL	·- [7	3
1A	ORCC	Immed	3	2	4A	DECA		2	1	7A	DEC	į	7	3
1B	•				48		i	_	-	7B	•)	,	J
1C	ANDCC	immed	3	2	4C	INCA		2	1	7C	INC	1	7	3
1D	SEX	Implied	2	1	4D	TSTA		2	1	70	TST	į	7	3
1E	EXG	‡	8	2	4E	*	. ↓			7E	JMP	i	4	3
1 F	TFR	Implied	6	2	4F	CLRA	Implied	2	1	7F	CLR	Extended	7	3
									-		J-2/1	ZATERIOCO	•	
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN		3	2	51	•	Ā			81	CMPA	A	2	2
22	8HI	l	3	2	52	•	1			82	SBCA	1	2	2
23	BLS		3	2	53	COMB		2	1	83	SUBD	- 1	4	3
24	BHS, BCC		3	2	54	LSRB		2	1	84	ANDA	1	2	2
25	BLO, BCS		3	2	55	•				85	BITA		2	2
26	BNE	1	3	2	56	RORB	1	2	1	86	LDA	1	2	2
27	BEQ		3	2	57	ASRB	i	2	1	87	•	1	~	•
28	BVC		3	2	58	ASLB, LSLB	1	2	1	88	EORA	ł	2	2
29	BVS	1	3	2	59	ROLB		2	1	89	ADCA	1 .	2	2
2A	BPL	J	3	2	5A	DECB	-	2	1	8A	ORA	1	2	2
2B	BMI	1	3	2	5B	•	i			8B	ADDA	Ţ	2	2
2C	BGE	- 1	3	2	5C	INCB	1	2	1	8C	CMPX	immed .	4	3
2D	BLT	1	3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2
2E	BGT	†	3	2	5E	•	₩			8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	Implied	2	1	8F	•			

LEGEND:

Number of MPU cycles (less possible push pull or indexed-mode cycles)

Number of program bytes

Denotes unused opcode

(to be continued)

HD8809	HD68A09	H D CODOO
nuoous.	DUDBAUS.	HIJBERDY

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
90	SUBA	Direct	4	2	CG	LDB	Immed	2	2	FC	LDD	Extended	6	3
91	CMPA	4	4	2	C7	•	1	~	•	FD	STD	L X (e) (ded	6	3
92	SBCA	T	4	2	C8	EORB	Ť	2	2	FE	LDU	T	6	3
93	SUBD		6	2	C9	ADCB		2	2	FF	STU	Constitution 1		
94	ANDA		4	2	CA	ORB	-	2	2	FF	510	Extended	6	3
95	BITA		4	2	CB									
96	LDA	1	4	2	CC	ADDB LDD	1	2	2					
97	STA	1	4			*	1	3	3		2 Byte	s Opcode		
98				2	CD		, y							
	EORA		4	2	CE	LDU	Immed	3	3		LBRN	Relative	5	4
99	ADCA	i	4	2	CF	•					LBHI		5(6)	4
9A	ORA	ł	4	2							LBLS	1	5(6)	4
9B	ADDA	i	4	2	D0	SUBB	Direct	4	2		LBHS, E		5(6)	4
9C	CMPX	ł	6	2	Đ1	CMPB	•	4	. 2		LBCS, I	BLO	5(6)	4
9D	JSR		7	2	D2	SBCB		4	2	1026	LBNE	ł	5(6)	4
9E	LDX	- Y	5	2	D3	ADDD	1	6	2	1027	LBEQ	[5(6)	4
9F	STX	Direct	5	2	D4	ANDB		4	2	1028	LBVC		5(6)	4
		_			D5	BITB		4	2	1029	LBVS		5(6)	4
A0	SUBA	Indexed	4+	2+	D6	LDB		4	2	102A	LBPL		5(6)	4
A1	CMPA		4+	2+	D7	STB	}	4	2	1028	LBMI	1	5(6)	4
A2	SBCA	į	4+	2÷	D8	EORB		4	2	102C	LBGE		5(6)	4
A3	SUBD		6+	2+	D9	ADCB	+	4	2	102D	LBLT		5(6)	4
A4	ANDA		4+	2+	DA	ORB	1	4	2	102E	LBGT	÷	5(6)	4
A5	BITA	i	4+	2+	DB	ADDB	1	4	2	102F	LBLE	Relative	5(6)	4
A6	LDA	Į	4+	2+	DC	LDD	ł	5	2	103F	SWI2	Implied	20	2
Α7	STA	Ł	4+	2+	DD	STD	ı	5	2		CMPD	Immed	5	4
AB	EORA	:	4÷	2+	DE	LDU	. ↓	5	2		CMPY		5	4
A9	ADCA	i	4+	2+	DF	STU	Direct	. 5	2	108E		Immed	4	4
AA	ORA	i.	4+	2+							CMPD	Direct	7	3
AB	ADDA		4+	.2+	£θ	SUBB	Indexed	4÷	2+		CMPY '	A	7	3
AC	CMPX	į	.6+	2+	£1	CMPB	À	4+	2+	109E		Ι	6	3
AD	JSR	Ė	7+	2+	E2	SBCB	T	4+	2+	1095		Direct	6	3
AE	LDX	+	5+	2+	£3	ADDD		6+	2+		CMPD	Indexed	7+	3+
AF	STX	Indexed	5+	2+	E4	ANDB		4+	2+		CMPY	A A	7+	3+
					E5	BITB		4+	2+	TOAE		I	6+	3+
80	SUBA	Extended	5	3	E6	LDB	1	4+	2+	10AF		Indexed	6+	3+
81	CMPA	4	5	3	£7	STB	1	4+	2+		CMPD	Extended	8	4
B2	SBCA	İ	.5	3	E8	EORB		4+	2÷		CMPY		8	4
В3	SUBD	;	. 7	3	E9	ĀDCB		4+	2+	108E		Ţ	-	
84	ANDA		5	3	EA	ORB		4+	2+	108E		Extended	7 7	4
85	BITA		5	3	EB	ADDB	ł	4+	2+	10CE		Immed	4	
B6	LDA		5	3	EC	LOD		5+	2+	10DE		Direct	6	4 3
87	STA		5	3	ÉD	STD		5+	2+			Direct	6	-
88	EORA		. 5	3	EE	LDU	1	5+	2+	10DF			-	3
89	ADCA		5	. 3	EF	STU		5∓ -		10EE		Indexed	6+	3+
BA	ORA		. 5	3	L1	3,0	Indexed	27	2+	10EF		Indexed	6+	3+
88	ADDA		5	3	FD	CUIDO	end for	_	_	10FE		Extended	7	4
8C	CMPX		7	3	F1	SUBB	Extended	5	3	10FF		Extended	7	4
BD	JSR		. B	3	F2	CMPB	†	5	3	113F		Implied	20	2
86	LDX		- 6			SBCB		5	3		CMPU	Immed	5	4
BF	STX	T	6	3	F3	ADDD		7	3	118C		immed	5	4
ьг	317	Extended	ь	.3	F4	ANDB	1	5	3		CMPU	Direct	7	3
co	CLARG	1		Ž	F5	BITB	[5	3	119C		Direct	7	3
CO	SUBB	Immed A	2		F6	LD8	1	5	3		CMPU	Indexed	7+	3+
C1	CMPB	•	2	2	F7	STB		5	3	11AC		Indexed	7+	3+
C2	SBCB		2	2	F8	EORB	İ	5	3		CMPU	Extended	8	4
C3	ADDD		4	3	F9	ADCB		5	3	11BC	CMPS	Extended	8	4
C4	ANDE	. ▼	2	2	FA	ORB	₩	5	3					
C5	BITB	1444	2	2	FB	ADDB	Extended	5	3					

(NOTE). All unused opcodes are point undefined and illegal



NOTE FOR USE


[1] Exceptional Operation of HD6809

(a) Exceptional Operations of DMA/BREO, BA signals

HD6809 acknowledges the input signal level of DMA/BREQ at the end of each cycle, then determines whether the next sequence is MPU or DMA. When "Low" level is detected, HD6809 executes DMA

sequence by setting BA, BS to "High" level. However, in the conditions shown below the assertion of BA, BS delays one clock cycle.

- < Conditions for the exception >
 (1) DMA/BREQ: "Low" for 6~13 cycles
 (2) DMA/BREQ: "High" for 3 cycles



(b) Exceptional Operations of DMA/BREQ, BA signals

HD6809 includes a self refresh counter for the re-

verce cycle steal. And it is only cleared if DMA/BREQ is inactive ("High") for 3 or more MPU cycles. So 1 or 2 inactive cycle(s) doesn't affect the self refresh counter.




Figure 22 Exception of DMA/BREQ

(1) HITACHI

(c) How to avoid these exceptional operations

It is necessary to provide 4 or more cycles for in-

active DMA/BREQ level as shown in Fig. 23.




Figure 23 How to Avoid Exceptional Operations

[2] Restriction for DMA Transfer

There is a restriction for the DMA transfer in the HD6809 (MPU), HD6844 (DMAC) system. Please take care of fol-

(a) An Example of the System Configuration

This restriction is applied to the following system.

(1) DMA/BREQ is used for DMA request.

(2) "Halt Burst Mode" is used for DMA transfer




Figure 24 An Example of HD6809, HD6844 System

The restriction is also applied to the system which doesn't use 7474 Flip-Flop. Fig. 24, Fig. 25 shows an example which uses 7474 for synchronizing DMA request with E.

(b) Restriction

"The number of transfer Byte per one DMA Burst transfer must be less than or equal to 14."

Halt burst DMA transfer should be less than or equal to 14 cycles. In another word, the number stored into DMA Byte count register should be 0~14.

- * Please than care of the section [1](b) if 2 or more DMA channels are used for the DMA transfer.

(c) Incorrect operation of HD6809, HD6844 system
"Incorrect Operation" will occur if the number of
DMA transfer Byte is more than 14 bytes. If DMA/
BREQ is kept in "Low" level HD6809 performs

reverse cycle steals once in 14 DMA cycles by taking back the bus control. In this case, however, the action taken by MPU is a little bit different from the DMAC.

As shown in Fig. 25, DMA controller can't stop DMA transfer ((A)) by BA failing edge and excutes an extra DMA cycle during HD6809 dead cycle. So MPU cycle is excuted right after DMA cycle, the Bus confliction occurs at the beginning of MPU cycle.

How to impliment Halt Bust DMA transfer

(> 14 cycles)

Please use HALT input of HD6809 for the DMA request instead of DMA/BREQ.






Figure 25 Comparison of HD6809, HD6844 DMA cycles

[3] Note for CLR Instruction

Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Example: CLR (Extended)

\$8000 \$A000	CLR FCB	\$A000 \$80		
Cycle #	Address	Data	R/₩	Description
1	8000	7 F	1	Opcode Fetch
2	1008	A0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed "00"
				into Specified
				Location

^{*} The data bus has the data at that particular address.

OHITACHI

[4] Note for MRDY
HD6809 require synchronization of the MRDY input with
the 4f clock. The synchronization necessitates an external oscillator as shown in Figure 26. The negative transition of the

MRDY signal, normally derived from the chip select decoding, must meet the t_{PCS} timing. MRDY's positive transition must occur with the rising edge of 4f.




Figure 26 MRDY Synchronization

HD63B09, HD63C09 CMOS MPU (Micro Processing Unit)

Description

The HD6309 is the highest 8-bit micro-processor of HMCS6800 family, which is compatible with the conventional HD6809.


The HD6309 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

The HD6309 is complete CMOS device and its power dissipation is extremely low. Moreover, the SYNC and CWAI instruction makes low power application possible.

Features

- Hardware
 - -Interfaces with all HMCS6800 peripherals
 - -DMA transfer with no auto-refresh cycle
- Software: object code compatible with the HD6809
- Low power consumption mode (Sleep mode)
 - -SYNC state of SYNC Instruction
- -WAIT state of CWAI Instruction
- On chip oscillator
- Wide operation range: f=0.5 to 3 MHz (V_{CC}=5 V±10%)


Pin Arrangement



Type of Products

Type No.	Bus Timing			
HD63B09P	2.0 MHz			
HD63C09P	3.0 MHz			

Block Diagram



328

Programming Model

As shown in figure 1, the HD6309 adds three registers to the set available in the HD6800. The added registers are a direct page register, the user stack pointer and a second index register.

Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register. It is formed with the A register as the most significant byte.

Direct Page Register (DP)

The direct page register of the HD6309 serves to enhance the direct addressing mode. The contents of this register appears at the higher address outputs (A_8-A_{15}) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during processor reset.

Index Registers (X, Y)

The index registers are used in indexed mode addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. In some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular data. All four pointer registers (X, Y, U, S) may be used as index registers.

Stack Pointer (U, S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the HD6309 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on the stack. The user stack pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support push and pull instructions. This allows the HD6309 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and




Figure 1. Programming Model of The Microprocessing Unit



modular programming.

Note: The stack pointers of the HD6309 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.

Program Counter (PC)

The program counter is used by the processor to point to the address of the next instruction

to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

Condition Code Register (CC)

The condition code register defines the state of the processor at any given time. See figure 2.

Condition Code Register Description

Bit 0 (C)

Bit 0 is the carry flag. It is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract-like instructions (CMP, NEG, SUB, SBC). Then, it is the complement of the carry from the binary ALU.

Bit 1 (V)

Bit 1 is the overflow flag. It is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB minus 1.

Bit 2 (Z)

Bit 2 is the zero flag. It is set to one if the result of the previous operation was identically zero.

Bit 3 (N)

Bit 3 is the negative flag. It contains exactly

the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to one.

Bit 4 (1)

Bit 4 is the $\overline{\text{IRO}}$ mask bit. The processor will not recognize interrupts from the $\overline{\text{IRO}}$ line if this bit is set to one. $\overline{\text{NMI}}$, $\overline{\text{FIRO}}$, $\overline{\text{IRO}}$, $\overline{\text{RES}}$, and SWI all set I to one; SWI2 and SWI3 do not affect I.

Bit 5 (H)

Bit 5 is the half-carry bit. It is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

Bit 6 (F)

Bit 6 is the \overline{FIRQ} mask bit. The processor will not recognize interrupts from the \overline{FIRQ} line if




Figure 2. Condition Code Register Format



this bit is a one. \overline{NMI} , \overline{FIRQ} , SWI, and \overline{RES} all set F to one. \overline{IRQ} , SWI2 and $\overline{SWI3}$ do not affect F.

Bit 7 (E)

Bit 7 is the entire flag. Set to one, it indicates

that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.

Signal Description

Power (Vss, V_{CC})

Two pins supply power to the part: Vss is ground or 0 volts, while V_{CC} is ± 5.0 V $\pm 10\%.$

Address Bus (A₀-A₁₅)

Sixteen pins output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address FFFF₁₆, $R/\overline{W}=$

high, and BS=low. This is a "dummy access" or \overline{VMA} cycle. All address bus drivers are made high impedance when the bus available output (BA) is high. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 90 pF.

Data Bus (D₀-D₇)

These eight pins provide communication with the system bi-directional data bus. Each

Table 1. Pin Description

Symbol	Pin No.	I/O	Function	
Vss	1	•	Ground	
NMI	2	1	Non maskable interrupt	
ĪRQ	3	1	Interrupt request	
FIRQ	4	1	Fast interrupt request	
BS, BA	5, 6	0	Bus status, Bus available	
Vcc	7		+5 V power supply	
A ₀ -A ₁₅	8-23	0	Address bus, bits 0-15	
D7-D0	24-31	1/0	Data bus, bits 0-7	
R/W	32	0	Read / Write output	
DMA/BREQ	33	1 -	DMA Bus request	
E, Q	34, 35	0	Clock signal	
MRDY	36	1	Memory ready	
RES	37	1	Reset input	
EXTAL, XTAL	38, 39	I	Oscillator connection	
HALT	40	1	Halt input	



pin will drive one Schottky TTL load or four LS TTL loads, and typically 130 pF.

Read/Write (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is high. Refer to figures 27 and 28.

Reset (RES)

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in figure 3. During the reset operation internal transaction, the address bus outputs FFFFF16 to enter \overline{VMA} state. The reset vectors are fetched from locations FFFF26 and FFFF16 (table 2) when interrupt acknowledge is true, $(\overline{BA} \cdot \overline{BS} = 1)$. During initial power-on, the reset line should be held low until the clock oscillator is fully operational. See figure 4.

Because the HD6309 reset pin has a Schmitttrigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the processor.

Halt (HALT)

A low level held on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt or bus grant state (figure 5). While halted, the MPU will not respond to external interrupt requests (FIRQ, IRQ) although DMA/BREQ will always be accepted, and NMI or RES will be latched for later response. During the halt state, Q and E continue to run normally. Even if the MPU is running reset or is in the wait state for the CWAI and SYNC instructions, the MPU is placed in a halt state (BA and BS = High) by pulling HALT to low.

Bus Available, Bus Status (BA, BS)

The BA output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes low, an additional dead cycle will elapse before the MPU acquires the bus.

The BS output signal, when decoded with BA, represents the MPU state. See table 3.

Interrupt Acknowledge is indicated during both cycles of a hardware vector fetch (RES, NMI, FIRO, IRO, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See table 2.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt/Bus Grant is true when the HD6309 is in a halt or bus grant condition.


Table 2. Memory Map for Interrupt Vectors

Memory	Map for
Vector L	ocations.

MS LS		Interrupt Vector Description		
FFFE	FFFF	RES		
FFFC	FFFD	NMI		
FFFA	FFFB	SWI		
FFF8	FFF9	ĪŔŌ		
FFF6	FFF7	FIRQ		
FFF4	FFF5	SWI2		
FFF2	FFF3	SWI3		
FFFO	FFF1	Reserved		

Table 3. MPU State Definition

BA	BS	MPU State
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT or Bus Grant



333




Figure 4. Crystal Connections and Oscillator Start Up




Figure 5. HALT and Single Instruction Execution for System Debug

@HITACHI




Figure 6. IRQ and NMI Interrupt Timing




Figure 7. FIRQ Interrupt Timing

(1) HITACHI

Non Maskable Interrupt (NMI)

A negative edge on \(\overline{NMI}\) requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than \(\overline{FIRO}\), \(\overline{RO}\) or software interrupts. During recognition of an \(\overline{NMI}\), the entire machine state is saved on the hardware stack. After reset, an \(\overline{NMI}\) will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of \(\overline{NMI}\) low must be at least one E cycle. If the \(\overline{NMI}\) input does not meet the minimum set up (tpcs) with respect to O, the interrupt will not be recognized until the next cycle. See figure 6.

Fast Interrupt Request (FIRO)

A low level on FIRQ input will initiate a fast interrupt sequence provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request (IRQ). It is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See figure 7.

Interrupt Request (IRQ)

A low level input on \overline{IRQ} will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since \overline{IRQ} stacks the entire machine state it provides a slower response to interrupts than \overline{FIRQ} . \overline{IRQ} also has a lower priority than \overline{FIRQ} . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See figure 6.

Note: NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain low until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain low for one cycle.

XTAL, EXTAL

These two pins are connected with parallel resonant fundamental crystal, AT cut (figure 8). Alternately, the pin EXTAL may be used as an input for external timing with XTAL floating. The crystal or external frequency is four times the bus frequency. Proper RF layout techniques should be observed in the layout of printed circuit boards.

Note for Board Design of the Oscillation Circuit: In designing the board, the following notes should be taken when the crystal oscillator is used. See figure 9.

- Crystal oscillator and load capacity Cin, Cout must be placed near the LSI as much as possible. (Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.)
- 2. Pin 38 and 39 signal line should be wired apart from other signal line as much as possible. Don't wire them in parallel with other lines. (Normal oscillation may be disturbed when E or Q signal feeds back to pin 38 and 39.)




Figure 8. Crystal Connections




Figure 9. Board Design of the Oscillation Circuit

OHITACHI

337

Designs to be Avoided: A signal line or a power source line must not cross or go near the oscillation circuit line as shown in figure 10 to prevent induction from these lines. The resistance between XTAL, EXTAL and other pins should be over 10 $M\Omega$.

E. C

E is similar to the HD6800 bus timing signal ϕ_2 : Q is a quadrature clock signal which leads E. Q has no parallel on the HD6800. Data is latched on the falling edge of E. Timing for E and Q is shown in figure 11.

Memory Ready (MRDY)

This input control signal allows stretching of E and O to extend data-access time. E and O operate normally while MRDY is high. When MRDY is low, E and O may be stretched in integral multiples of half (1.2) bus cycles, thus allowing interface to slow memories, as shown in figure 12. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and DMA

BREQ).

MRDY also stretches E and Q during dead cycles (see $\overline{DMA},\overline{BREQ},\overline{HALT}$). The maximum stretch is 5 microseconds.

During nonvalid memory access (No valid address on the address bus, with address bus = FFFF₁₈, R, \overline{W} = high and BS = low, hereafter called \overline{VMA}) MRDY has no effect on stretching E and Ω : this inhibits slowing the processor during "don't care" bus accesses. During the reset operation internal transaction (see figure 3) as well, \overline{VMA} is entered to prevent E and Ω stretching.

DMA Bus Request (DMA/BREQ)

The DMA/BREO input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in figure 13. Typical uses include DMA and dynamic memory refresh.

A low level on this pin will stop instruction execution at the $\underline{\text{end}}$ of the current cycle to release the bus. $\overline{\text{DMA}/\text{BREQ}}$ input must be




Figure 10. Example of Normal Oscillation Disturbed

stable before set up time tpcsb, synchronized with E and Q; DMA. BREQ logic levels must be switched while Q is high (figure 13). The MPU will acknowledge DMA. BREQ by setting BA and BS high. DMA cycle is continued by holding DMA. BREQ low (figure 14). The HD6309 does not perform the auto-refresh executed in the HD6809.

Typically, the DMA controller will request to use the bus by asserting DMA/BREO pin low on the leading edge of E. When the MPU replies by setting BA and BS to one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.

False memory accesses may be prevented $\underline{\text{during dead}}$ cycles by developing a system $\overline{\text{DMAVMA}}$ signal which is low in any cycle

when BA has changed.

When BA goes low (a result of DMA BREQ = high), another dead cycle will elapse before the MPU accesses memory, to allow transfer of bus mastership without contention.

During a DMA cycle (also during dead cycle), external interrupt requests \overline{IRQ} and \overline{FIRQ} are not accepted. However, an interrupt on \overline{NMI} having an internal latch can be executed on completion of the current instruction execution by releasing \overline{DMA} . \overline{BREQ} .

The $\overline{\rm DMA}$ BREO input should be tied high during the reset operation internal transaction (in $\overline{\rm VMA}$ state in which the address bus outputs FFFF16). See figure 21.




Figure 11. E/Q Relationship




Figure 12. MRDY Clock Stretching

MPU Operation

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins at RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter

normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt, HALT or DMA/BREQ can also alter the normal execution of instructions. Figure 15 illustrates the flow chart for the HD6309.




Figure 13. Typical DMA Timing




Figure 14. DMA Timing

@HITACHI




Figure 15. Flowchart for HD6309 Instruction

Addressing Modes

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6309 has the most complete set of addressing modes available on any microcomputer today. For example, the HD6309 has 59 basic instructions, however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6309:

- Implied (includes accumulator)
- Immediate
- Extended
- Extended indirect
- Direct
- Register
- Indexed
 - -Zero-offset
 - -Constant offset -Accumulator offset

 - -Auto increment/decrement
- Indexed indirect
- Relative
- Program counter relative

Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of implied addressing are: ABX, DAA, SWI, ASRA, and CLRB.

Immediate Addressing

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6309 uses both 8-and 16-bit immediate values depending on the size of the argument specified by the opcode. Examples of instructions with immediate addressing are:

LDA =\$20 LDX =\$F000 LDY =CAT

Note:= signifies immediate addressing, \$ signifies hexadecimal value.

Extended Addressing

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

CAT STX MOUSE LDD \$2000

Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

LDA [CAT] LDX [\$FFFE] STU [DOG]

Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the HD6309 is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA SETDP

\$10 (Assembler directive)

\$1030 LDB LDD <CAT

Note: < is an assembler directive which forces direct addressing.

Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X,Y EXG A, B Transfers X into Y Exchanges A with B PSHS A, B, X, Y Push Y, X, B, and A onto S

PULU X, Y, D Pull D, X, and Y from U

Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and

variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 4 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

Zero-Offset Indexed: In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.




Figure 16. Indexed Addressing Postbyte Register Bit Assignments

(1) HITACHI

Examples are:

LDD 0, X LDA S

Constant Offset Indexed: In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5-bit (-16 to +15) 8-bit (-128 to+127) 16-bit (-32768 to+32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Table 4. Indexed Addressing Mode

		Non Indire	et		Indirect		
Туре	Forms	Assemble: Form	Postbyte OP Code		Assembler Form	Postbyte OP Code	+ + ~ #
Constant Offset From R (2's Complement Offsets)	No Offset	,R	1RR00100	00	[,8]	1RR10100	30
(2 s complement offsets)	5 Bit Offset	n,R	ORRnnnnn	10	defaults to 8-bit		
	8 Bit Offset	n,R	1RR01000	1 1	[n, R]	1RR11000	4 1
	16 Bit Offset	n,R	1RR01001	4 2	[n, R]	1RR11001	7 2
Accumulator Offset From R (2's Complement Offsets)	A Register Offset	A,R	1RR00110	10	[A, R]	18R10110	40
(2 s Complement Offsets)	B Register Offset	B,R	1RR00101	10	[B, R]	1RR10101	40
	D Register Offset	D,R	1RR01011	40	[D, R]	1RR11011	70
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	20	not allowed		
	Increment By 2	,R++	1RR00001	3 0	[,R ++]	1RR10001	60
	Decrement By 1	,-R	1RR00010	20	not allowed		
	Decrement By 2	,R	1RR00011	30	[,R]	1RR10011	60
Constant Offset From PC (2's Complement Offsets)	8 Bit Offset	n, PCR	1xx01100	1 1	[n, PCR]	1xx11100	4 1
	16 Bit Offset	n, PCR	1xx01101	5 2	[n, PCR]	1xx11101	8 2
Extended Indirect	16 Bit Address				[n]	10011111	5 2
R = X, Y, U or S x = Don't Care	RR: 00=X 01=Y 10=U 11=S						

 $[\]stackrel{+}{\sim}$ and $\stackrel{+}{\sharp}$ indicate the number of additional cycles and bytes for the particular variation.

Examples of constant-offset indexing are:

LDA	23, X
LDX	-2, S
LDY	300, X
LDU	CAT, Y

Accumulator Offset Indexed: This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA	B, Y
LDX	D, Y
LEAX	B.X

Auto Increment/Decrement Indexed: In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc, are scanned from high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8-or 16-bit data to be accessed, selectable by the programmer. The pre-decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA	-Х,
STD	Y + +
LDB	. – Y
LDX	S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0,
$$X++$$
 (X initialized to 0)

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

0→temp	calculate the EA; temp is a
	holding register
X÷2→X	perform autoincrement
X(temp)	do store operation

Indexed Indirect

All of the indexing modes with the exception of auto increment, decrement by one, or a ± 4 -bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution:

$$A = \times \times$$
 (don't care)
 $X = $F000$

\$0100	LDA[\$10, X]	EA is now \$F010
\$F010 \$F011	\$F1 \$50	\$F150 is now the new EA
\$F150	\$AA	

After Execution:

```
A=$AA (Actual Data Loaded)
X=$F000
```

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by I indirect). Some examples of indexed indirect are:

LDA	[,X.]
LDD	[10,S]
LDA	[B,Y]
LDD	$\{X++\}$

Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC.

Short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2¹⁵. Some examples of relative addressing are:

CAT DOG	BEQ BGT LBEQ LBGT	CAT DOG RAT RABBIT	(short) (short) (long) (long)
RAT RABBIT	NOP		

Program Counter Relative

The PC can be used as the pointer register with 8-or 16-bit signed offsets. As in relative

addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

HD6309 Instruction Set

The instruction set of the HD6309 is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the instructions and addressing modes are described in detail below:

PSHU/PSHS

The push instructions can push onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.




Figure 17. Push and Pull Order

(1) HITACHI

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed: each bit defines a unique register to push or pull, as shown in figure 17.

TFR/EXG

Within the HD6309, any register may be transferred to or exchanged with another of like-size: i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of the postbyte define the source register, while bits 0-3 represent the destination register (figure 18). They are denoted as follows:

0000 - D	0101-PC
0001 – X	1000 - A
0010-Y	1001-B
0011-U	1010 - CC
0100-S	1011 - DP

Note: All other combinations are undefined and invalid.

LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in table 5.

The LEA instruction also allows the user to access data in a position independent manner. For example:

LEAX MSG1, PCR LBSR PDATA(Print message routine)

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa ,b÷	(any of the 16-bit pointer
	registers X, Y, U, or S
	may be substituted for a
	and b)
1. b→temp	(calculate the EA)
2. b + 1→b	(modify b, postincre- ment)
3. temp→a	(load a)




Figure 18. TFR/EXG Format

Table 5. LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X+10→X	Adds 5-bit constant 10 to X
LEAX 500, X	X ∓ 500→X	Adds 16-bit constant 500 to X
LEAY A, Y	Y+A→Y	Adds 8-bit A accumula- tor to Y
LEAY D, Y	Y + D → Y	Adds 16-bit D accumulator to Y
LEAU-10, U	U-10→U	Subtracts 10 from U
LEAS-10, S	S-10→S	Used to reserve area on stack
LEAS 10, S	S+10→S	Used to 'clean up' stack
LEAX 5, S	S+5→X	Transfers as well as adds



LEAa,-b

1. b -1→temp

(calculate EA with

predecrement)

2. b −1→b (r

(modify b, predecre-

ment)
3. temp→a (load a

3. temp→a (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that

by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX,-X does decrement X. LEAX 1, X should be used to increment X by one.

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

Long And Short Relative Branches

The HD6309 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8-or 16-bit signed offset is added to the value of the program counter to be used as the effective address.

This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next inline instruction. Figure 19 depicts sync timing.

Software Interrupt

A software interrupt instruction will cause an interrupt, and its associated vector fetch.




Figure 19. Sync Timing

These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6309, and are prioritized in the following order: SWI, SWI2, SWI3.

16-Bit Operation

The HD6309 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

Cycle-by-Cycle Operation

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6309. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. VMA is an indication of FFFF1e on the address bus, R/W = high and BS = low. The following examples illustrate the use of the chart : see figure 20.

Example 1: LBSR (Branch Taken)

Before Execution SP = F000

\$8000 LBSR CAT

.
\$A000 CAT

Cycle-by-Cycle Flow

Cycle	Address	Data	$R/\overline{\mathbb{W}}$	Description
1	8000	17	1	Opcode Fetch
2	8001	1F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	VMA Cycle
5	FFFF	*	1	VMA Cycle
6	FFFF	*	1	VMA Cycle
7	FFFF	*	1	VMA Cycle
8	EFFF	03	0	Stack Low Order
				Byte of Return
				Address
9	EFFE	80	0	Stack High Order
				Byte of Return
				Address

Example 2: DEC (Extended)

\$8000	DEC	\$A000
\$A000	FCB	\$80

Cycle-by-Cycle Flow

Cycle=	Address	Data	R/\overline{W}	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	7 F	0	Store the De- cremented Data

The data bus has the data at that particular address.




Figure 20. Cycle-by-Cycle Performance




Figure 20. Cycle-by-Cycle Performance (Cont.)



(the state of the


Figure 20. Cycle-by-Cycle Performance (Cont.)



(HITACHI




Figure 20. Cycle-by-Cycle Performance (Cont.)

354

Sleep Mode

During the interrupt wait period in the SYNC instruction (the sync state) and in the CWAI instruction (the wait state), MPU operation is halted and goes to the sleep mode. However, the state of I/O pins is the same as that of the HD6809 in this mode.

HD6309 Instruction set Tables

The instructions of the HD6309 have been broken down into five different categories. They are as follows:

- · 8-Bit operation (table 6) · 16-Bit operation (table 7) · Index register/stack pointer instructions
- Relative branches (long or short) (table 9)
 Miscellaneous instructions (table 10)

HD6309 instruction set tables and Hexadecimal Values of instructions are shown in table 11 and table 12.

Table 6. 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	AND memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
СМРА, СМРВ	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive OR memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2=A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A×B→D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	OR memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 or R2 (R1, R2 = A, B, CC, DP)

Note: A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.



Table 7. 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S. U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

Note: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 8. Index Register/Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 9. Branch Instructions

Mnemonic(s)	Operation	
	Simple Branches	
BEQ, LBEQ	Branch if equal	
BNE, LBNE	Branch if not equal	•
BMI, LBMI	Branch if minus	
8PL, LBPL	Branch if plus	
BCS, LBCS	Branch if carry set	
BCC, LBCC	Branch if carry clear	
BVS, LBVS	Branch if overflow set	
BVC, LBVC	Branch if overflow clear	
	Signed Branches	
BGT, LBGT	Branch if greater (signed)	
BGE, LBGE	Branch if greater than or equal (signed)	
BEQ, LBEQ	Branch if equal	
BLE, LBLE	Branch if less than or equal (signed)	
BLT, LBLT	Branch if less than (signed)	
	Unsigned Branches	
BHI, LBHI	Branch if higher (unsigned)	
BHS, LBHS	Branch if higher or same (unsigned)	
BEQ, LBEQ	Branch if equal	
BLS, LBLS	Branch if lower or same (unsigned)	
BLO, LBLO	Branch if lower (unsigned)	
	Other Branches	
BSR, LBSR	Branch to subroutine	
BRA, LBRA	Branch always	
BRN, LBRN	Branch never	

Table 10. Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
AME	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line



Table 11. HD6309 Instruction Set

		\perp					1	1D63	109	Add	1088	ing	Mod	les						1					_
Instruction/			npli		+	Dire		-	ten		+		liate	┿	dex	ed :	R	elati	ve		5	3	2	1	0
	rms	OP		#	OP	~	#	OP	~	ŧ	OP	~	#	OP	~	ŧ	OP	~}	. }	Description	H	N	Z	٧	С
ABX		3A	3	1																B+X→X (Unsigned)	•	•	•	•	٠
	ADCA ADCB				99 D9	4	2	B9 F9	5 5	3	89 C9	2	2	A9 E9	4+ 4+	2+ 2+				A+M+C-A B+M+C-B	:	:	:	:	:
ADD	ADDA ADDB ADDD				9B DB D3	4 6	2 2 2	FB F3	5 5 7	3	CB C3	2 2 4	2 2 3	EB	4+	2+ 2+ 2+	Andrews and the same of the sa			A+M→A 8+M→B D+M:M+1→D	:	:	:	:	:
AND	ANDA ANDB ANDCC				94 D4	4	2	84 F4	5	3	84 C4 1C	2 2 3	2 2 2	A4 E4	4 + 4 +	2+ 2+				A:M-A B:M-B CC IMM-CC	• (:	: -i-	0	• •
ASL	ASLA ASLB ASL	48 58	2	1	08	6	2	78	7	3				68	6+	2+				A B C b7 b0	(a) (a)	:	:	:	:
ASR	ASRA ASRB ASR	47 57	2	1	07	6	2	77	7	3				67	6+	2+				Å }	į	:	1	•	:
всс	BCC LBCC.				Ì												24 10 24	3 56	2 4	Branch C=0 Long Branch C=0	:	:	:	:	•
BCS	BCS LBCS																25 10 25	3 5 & i	2 4	Branch C=1 Long Branch C=1	:	:	:	:	•
BEQ	BEQ LBEQ				! !												27 10 27	3 5:6	2 4	Branch Z=1 Long Branch Z=1	:	:	:	:	:
BGE	BGE LBGE																2C 10 2C	3 5.6	2 4	Branch N⊕V=0 Long Branch N⊕V=0	:	•	•	•	•
BGT	BGT LBGT				<u>.</u>]												2E 10 2E	3 5(6)	2	Branch Z. (N⊕V)=0 Long Branch Z. (N⊕V)=0	:	:	•	•	•
ВНІ	BHI LBHI						1										22 10 22	3 5(6)	2	Branch C', Z=0 Long Branch C, Z=0	:	:	:	:	•
знѕ	внѕ						į			i							24	3	2	Branch	٠	•	•	•	
	LBHS																10 24	5:6:	4	C≃0 Long Branch C=0	•	•	•	•	•
BIT	BITA BITB					4 4		B5 F5	5 5	3	85 C5	2	2	A5 E5	4+ 4+	2 ÷ 2 ÷				Bit Test A(M · A) Bit Test B(M · B)	:	:		0	•
BLE	BLE LBLE																2F 10 2F	3 5.61	2 4	Branch Z. (N⊕V) = 1 Long Branch Z. (N⊕V) = 1	•	•	•	•	:
	BLO LBLO			1													25 10 25	3 5.6.	2 4	Branch C = 1 Long Branch C = 1	:	•	•	•	•
LS	BLS			:													23	3	2	Branch	•	•	•	•	•
	LBLS			1												1	10 23	5.6,	4	C', Z=1 Long Branch C , Z=1	•	•	•	•	•
	BLT LBLT			1												ı	2D 10 2D	3 5 6	2 4	Branch N⊕V×1 Long Branch N⊕V×1	:	:	:	•	:
	BMI LBMI						1									1	2B 10 : 2B	3 5 6:	2 4	Branch N=1 Long Branch N=1	•	•	•	•	•

Table 11. HD6309 Instruction Set (Cont.)

		L					Н.	D630)9 A	ddr	essii	ig N	lode	35											
ins	truction	im	plie	đ	Đ	irect	:	Ext	end	be	imr	nedi	ate	Inc	lexe	d.L	Re	lativ	/0		5	3	2	1	0
Fo	rms	OP	~	ŧ	OP	~	#	OP.	~	ŧ	OP	~	ŧ	OP	~	*	0P	~ §	ŧ	Description	н	N	z	٧	-
BNE	BNE																26 10 26	3 5.6,	4	Branch Z=0 Long Branch Z=0	:	•	•	•	•
BPL	BPL LBPL																2A 10 2A	3 5.6.	4	Branch N=0 Long Branch N=0	•	:	:	•	•
ARE	BRA LBRA																20 16	3 5	3	Branch Always Long Branch Always	•	•	•	•	1
BRN	BRN LBRN													-			21 10 21	3 5	2 4	Branch Never Long Branch Never	•	:	•	:	
BSR	8SR																80	7	2	Branch to	•	•	•	•	,
	LBSR	ļ									ļ						17	9	3	Subroutine Long Branch to Subroutine	•	•	•	•	4
BVC	BVC LBVC																28 10 28	3 56	2 4	Branch V=0 Long Branch V=0	:	•	:	:	
BVS	BVS LBVS													 			29 10 29	3 5-69	2 4	Branch V=1 Long Branch V=1	:	•	•	•	
CLR	CLRA CLRB CLR	4F 5F	2	1	OF	6	2	7F	7	3				6F	Б÷	2+				0-A 0-B 0-M	:	0	1	0	
CMP	CMPA CMPB CMPD				91 D1 10 93	4 4 7		B1 F1 10 B3	5 5 8	3 3 4	81 C1 10 83	2 2 5	2 2 4	E1 10 A3	4+ 4+ 7+	2+ 3+				Compare M from A Compare M from E Compare M:M+1 from D		:	:	:	
	CMPS	1			11 9C	7	3	BC	8	4	8C	5	4	11 AC	7+					Compare M.M+1	•	:	;	;	
	CMPU				93 9C	7 6	3	B3 BC	8	3	83 8C	5 4	3	11 A3	/+ 6+	3+				from U Compare M:M+1	•			٠	
	CMPX CMPY	į			10 9C	7	3	10 BC	8	4	10 8C	5	4	1	7+					from X Compare M.M+1 From Y	•	:	:		
сом	COMA	43	2	1	30			100			100									Ā→A		:	;	0	
	COMB COM	53	2	1	03	6	2	73	7	3				63	6+	2 ÷				<u>B</u> →B M→M	•	:	:	0	
CWA	!							! [3C	≥20	2				1			CC IMM→CC {except 1 →E]	i-		-:-		_
DAA		19	2	1																Wait for Interrupt Decimal Adjust A	٠	:	:	:	
DEC	DECA DECB DEC	4A 5A	2	1	OA	6	2	7A	7	3				6A	6+	2+				A-1-A B-1-B M-1-M	:	:	:	*	
EOR	EORA EORB				98 08	4	2	88 F8	5 5	3	88 C8	2	2	A8 E8	4+ 4+	2+ 2+				A ⊕ M-A B ⊕ M-B	:	:	:	0	
EXG	R1, R2	: [1E	7	2	į			-			•									R1-R2 2	{ -		c-		_
INC	INCA INCB INC	4C 5C	2	1	ос	6	2	7C	7	.3	-			ec	6+	2+				A+1-A B+1-B M+1-M	•	:	:	:	
(8.57	1140							:						1			1			EA3 PC	•	_	-		
JMP JSR		1			0E 9D	3 7	2	7E BD	4 8	3	1			•	3+ 7+	2+	t		-	Jump to Subroutin			•	•	

Table 11. HD6309 Instruction Set (Cont.)

		L					1	1D6:	309	Ada	iross	ing	Мос	les					i					_
1	nstruction/	i.	mpli	ed		Dire	ct	E	cten	ded	Im	mec	iiate	lr	dex	ed.1	Relati	V.		5	3	2	1	0
F	orms	OP	~	#	OP	~	1	OP	`~	#	OP	~	#	OF	• ~	#	OP ~ 5	ŧ	Description	н	N	z	v	-
LĐ	LDA LDB LDD LOS LDU LDX LDY				96 DC 10 DE DE 9E 10 9E	4 4 5 6 5 5 6	2 2 3 2 2 3	FG FE FE BE 10 BE	5 6 7 6 7	3 3 4 3 4	86 C6 CC 10 CE CE 8E 10 8E	2 2 3 4 3 4	2 2 3 4 3 4	EC 10 EE AE	5+ 5+ 5+ 5+	2+ 2+ 2+ 3+ 2+ 3+	!	,	M—A 1 M—B 2 M:M+1 —D M:M+1 —S M:M+1 —U M:M+1 —X M:M+1 —Y	:::	******		0000	
LEA	LEAS LEAU LEAX LEAY													32 33 30	4+ 4+ 4+	2+ 2+ 2+ 2+	1		EAT-S EAT-U EAT-X EAT-Y	:	•	•	• • • • •	•
LSL	LSLA LSLB LSL	48 58	2	1	08	6	. 2	78	7	3				68	6+	2+			A B C b7 60	:	:	:	:	
LSR	LSRB LSR	44 54	2	1	04	6	2	74	7	3				64	6+	2+			A B M 0	•	0	:	:	:
MUL	•	30	11	1															A×B→D (Unsigned)	•	•	:	•	ź
NEG	NEGA NEGB NEG	40 50	2	1	00	6	2	70	7	3				60	6+	2+			Ä+1-A 8+1-B M+1-M	4	:	:	:	::::
NOP		12	2	1							ļ						ļ		No Operation	•	•	٠	•	
OR	ORA ORB ORCC				9A DA	4	2	BA FA	5 5	3	BA CA 1A	2 2 3	2 2 2	AA EA	4 + 4 +	2 ÷ 2 +			A .M-A B .M-B CC .IMM-CC	•	:	:	0	•
PSH	PSHS PSHU	34 36	5+ [[]	2															Push Registers on S Stack Push Registers on U Stack	•	•	•	•	•
PUL	PULS PULU	35 37	5+ [!] 5+ [!]	2							of the state of th								Puli Registers from S-Stack Pull Registers from U Stack	(-ĝ		⊣ ~)
ROL	ROLA ROLB ROL	49 59	2	1	09	6	2	79	7	3				69	6+	2+			A } •••••••••••••••••••••••••••••••••••	•	:-	:	:	:
	RORA RORB ROR	46 56	2	1	06	6	2	76	7	3				66	6+	2+			A B C 67 60	:	;	:	•	:
RTI		3B (5 15	7															Return from Interrupt	(!-	_	-j
RTS		39	5	1															Return from Subroutine	٠	•	•	•	•
SBC	SBCA SBCB				92 D2	4	2	82 F2	5 5	3	82 C2	2	2	A2 E2	4+ 4+	2+			A-M-C-A B-M-C-B	i	:	:	:	:
SEX	<u> </u>	10	2	1 }															Sign Extend B into A	•	:	:	•	•
ST	STA STB STD STS				97 D7 DD 10 DF	4 5 6	2 2 2 3	B7 F7 FD 10 FF	5 6 7	3 3 4				ED 10	4+	2+ 2+ 2+ 3+			A-M B-M D-M:M+1 S-M:M+1	:	:	:	0	• • • •
	STU STX STY				DF 9F 10 9F	5 5 6	2 2 3	FF BF 10 BF	6 6 7	3 3 4				ΑF	5+	2+ 2+ 3+			U→M:M+1 X→M:M+1 Y→M;M+1	:	:			:

Table 11. HD6309 Instruction Set (Cont.)

		1					H	ID63	09 /	Add	rossi	ng i	flod	8					1					
Ins	struction/	ir	nplie	ıd	0	lirec	t	Ex	tenc	ied	lmr	ned	iato	Inc	dexe	d Ţ	Relati	ve		5	3	2	1	0
Fo	rms	OP	~	į	OP	~	ŧ	OP	~	+	OP	~	ŧ	OP	~	#	OP ~ <u>₹</u>	1	Description	н	N	z	٧	С
SUB	SUBA SUBB SUBD				90 D0 93	4 4 5	2 2 2	B0 F0 B3	5 5 7	3 3	80 C0 83	2 2 4			4+	2+ 2+ 2+			A-M-A B-M-B D-M:M+1-D	•	*****	:	:	:
SWI	SWI [§] SWI2 [§]	3F 10 3F	19 20	1 2															Software interrupt 1 Software interrupt 2					•
	SWI3 €	11 3F	20	2															Software Interrupt 3	•	•	•	•	•
SYNC	:	13	≥4	1															Synchronize to Interrupt	•	•	•	•	•
TFR	R1, R2	1F	6	2							ļ						İ		R1→R2 [₹]	{ -		-ġ-		— }
TST	TSTA TSTB TST	4D 5D	2	1	OD	6	2	70	7	3				6D	6+	2+			Test A Test B Test M	•	! !	:	0	•

Legend: OP	Operation Code (Hexadecimal)	Z	Zero (byte)
~	Number of MPU Cycles	V	Overflow, 2's complement
#	Number of Program Bytes	С	Carry from bit 7
+	Arithmetic Plus	I	Test and set if true, cleared otherwise
_	Arithmetic Minus	•	Not Affected
×	Multiply	CC	Condition Code Register
$\frac{\times}{M}$	Complement of M	:	Concatenation
	Transfer Into	V	Logical or
H	Half-carry (from bit 3)	Λ	Logical and
N	Negative (sign bit)	⊕	Logical Exclusive or

Notes: ①This column gives a base cycle and byte count. To obtain total count, and the values obtained from the Indexed Addressing Modes table.
②R1 and R2 may be any pair of 8-bit or any pair of 16-bit registers.
The 8-bit registers are: A, B, CC, DP
The 16-bit registers are: X, Y, U, S, D, PC
③EA is the effective address.
④The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.
⑤SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
⑦Conditions Codes set as a direct result of the instruction.
⑧ Value of half-carry flag is undefined.
⑨ Special Case—Carry set if b7 is SET.
⑩Condition Codes set as a direct result of the instruction if CC is specified, and not affected

@Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

Table 12. Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	ij	ОP	Mnem	Mode	~	#	ОР	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2÷	60	NEG	Indexed	6+	2+
01	*	<u>†</u>			31	LEAY	<u>†</u>	4+	2+	61	*	•		
02	*	j			32	LEAS	†	4+	2+	62	*	İ		
03	COM	1	6	2	33	LEAU	Indexed	4+	2+	63	COM		6+	2+
04	LSR	1	6	2	34	PSHS	Implied	5+	2	64	LSR		6+	2+
05	*	1			35	PULS	*	5+	2	65	*			
06	ROR	İ	6	2	36	PSHU	-	5+	2	66	ROR	- 1	6+	2+
07	ASR	1	6	2	37	PULU		5+	2	67	ASR	1	6+	2+
80	ASL, LSL	į	6	2	38	*	1			68	ASL, LSL	1	6+	2+
09	ROL	l	6	2	39	RTS	1	5	1	69	ROL	1	6+	2+
0A	DEC	ŀ	6	2	3A	ABX	ŧ	3	1	6A	DEC	1	6+	2+
OB	*				38	RT)	Implied	6, 15	1	6B	*	ĺ		
OC.	INC		6	2	3C	CWAI	Immed	≥20	2	6C	INC	ŧ	6÷	2+
OD	TST		6	2	3D	MUL	Implied	11	1	60	TST		6+	2+
0E	JMP	1	3	2	3E	*	•			6E	JMP	į.	3+	2+
OF	CLR	Direct	6 _	2	ЗF	SWI	Implied	19	1	6F	CLR	Indexed	6+	2+
10	See	_	_	_	40	NEGA	Implied	2	1	70	NEG	Extended	7	3
7.1	Next Page	_	_	_	41	*		-		71	*	1	,	•
12	NOP	Implied	2	1	42	*	ſ			72	*	T		
13	SYNC	Implied	≥4	1	43	COMA	1	2	1	73	COM	ı	7	3
14	*			•	44	LSRA	1	2	1	74	LSR	1	7	3
15	*				45	*	1	-	•	75	*	1	•	3
16	LBRA	Relative	5	3	46	RORA	- 1	2	1	76	ROR	1	7	
17	LBSR	Relative	9	3	47	ASRA	ĺ	2	1	77	ASR	- 1	7	3
18	*	HEIGHTE	3	3	48	ASLA, LSLA	l	2	1	78	ASL, LSL	1	7	3
19	DAA	Implied	2	1	49	ROLA	1	2	i	79	ROL	. [7	3
1 A	ORCC	Immed	3	2	4A	DECA	1	2		E		l		
18	*	нинес	3	2	4B	*	- 1	4	1	7A 7B	DEC	ŀ	7	3
1C	ANDCC	Immed	3	2	4C	INCA	1				*		_	_
iD	SEX	implied	2	1	40 40	TSTA		2	1	7C 7D	INC		7 7	3
18	EXG		8	2	4E	*	1	2	1		TST		-	
	TFR	*			r		. ₹			7E	JMP		4	3
1 F	IFN	Implied	6	2	4F	CLRA	Implied	2	1	7F	CLR	Extended	7	3
20	BRA	Relative	3	2	50	NEG8	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	Ť	3	2	51	*				81	CMPA	•	2	2
22	BHI	1	3	2	52	*	- 1			82	SBCA	1	2	2
23	BLS	1	3	2	53	COMB		2	1	83	SUBD		4	3
24	BHS, BCC	1	3	2	54	LSRB	1	2	1	84	ANDA	l	2	2
25	BLO, BCS	1	3	2	55	*	i			85	BITA		2	2
26	BNE	1	3	2	56	RORB		2	1	86	LDA		2	2
27	BEQ		3	2	57	ASRB		2	1	87	*			
28	BVC		3	2	58	ASLB, LSLB		2	1	88	EORA	I	2	2
29	BVS		3	2	59	ROLB		2	1	89	ADCA	i	2	2
2A	BPL		3	2	5A	DECB	1	2	1	8A	ORA		2	2
28	BMI	j	3	2	5B	*				8B	ADDA	ŧ	2	2
2C	BGE		3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3
D.	BLT		3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2
35	BGT	÷	3	2	5E	*	1	_		8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	Implied	2	1	8F	*		-	~

Legend: ~ Number of MPU cycles (less possible push pull or indexed-mode cycles) # Number of program bytes * Denotes unused opcode

Table 12. Hexadecimal Values of Machine Codes (Cont.)

30 SUBA Direct 4 2 C7 LDB Immed 2 2 Fig. LDD Stranded 6 3 3 3 SUBA 4 2 C7 *	OP	Mnem	Mode	~	ŧ	ОР	Mnem	Mode	~	ŧ	OP	Mnem	Mode	~	#
SECA			Direct					Immed	2	2	1		Extended	-	- 1
33 SUBD	ŀ		†					Ť					†		
SA ANDA	92		i					1			1		Ť		
See See		SUBD	l	-				ì			FF	STU	Extended	6	3
See LDA	94	ANDA	l	4	_	CA	ORB	1							
197 STA	95	BITA		4		CB	ADDB	i							1
98 EORA	96	LDA	ļ				LDD		3	.3	2 By	tes Opcode			
99 ADCA	197	STA	l l					+			l				
SA ORA	98	EORA	Ş	4	2	CE	LDU	Immed	3	3	1021	LBRN	Relative	5	
Section Sect	99	ADCA	ŀ	4	2	CF	*				1022	LBH!	+	5€	4
SC CMPX	9A	ORA	ļ	4							1023	LBLS	ŀ		. 1
99 LDX	9B	ADDA	1	4	2	00	SUBB	Direct	4	2	1024	LBHS, LBCC	l	56	4
9F DX Direct 5 2 D4 ANDB 4 2 1028 LBVC 58 4 ANDB ANDB 1028 LBVC 58 4 ANDB 1028 LBVC 56 ANDB 1028 LBVC 56 ANDB 1028	9C	CMPX	1	6	2	DI	CMPB	.	4	2	1025	LBCS, LBLO	•	56	4
STX	90	JSR		7	2	D2	SBCB	1	4	2	1026	LBNE	l	56	4
D5 BITB	9E	LDX	÷	5	2	03	ADDD		6	2	1027	LBEQ		56	4
AO SUBA Indexed 4+ 2+ D6 LDB	9F	STX	Direct	5	2	D4	ANDB		4	2	1028	LBVC	- 1	58	4
A1 CMPA A2 SBCA A4+ 2+ D8 EORB A4 2 102C LBGE 56 4 A4 ANDA A4+ 2+ D8 ADCB A4 ANDA A4+ 2+ D8 ADDB A5 LDA A6 LDA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A7 STA A8 EORA A9 ADCC A9	l					05	BITB		4	2	1029	LBVS	- 1	56	4
A2 SBCA	AO	SUBA	Indexed	4+	2+	D6	LDB		4	2	102A	LBPL	I	5 6	4
A3 SUBD 6+ 2+ D9 ADCB 4 2 102D LBLT 56. 4 A4 ANDA 4+ 2+ D5 ADDB 4 2 102E LBGT 55 4 A6 LDA 4+ 2+ DD STD 5 2 103S SWI2 Implied 20 2 2 A8 EORA 4+ 2+ DE LDU 5 2 103S SWI2 Implied 20 2 2 A8 EORA 4+ 2+ DE LDU 5 2 108G CMPY 5 4 A9 ADCA 4+ 2+ DE LDU 5 2 108G CMPY 5 4 A9 ADCA 4+ 2+ DF STU Direct 5 2 108G CMPY 6 3 AC CMPX 6+ 2+ E1 CMPB 4 4+ 2+ 109E LDY 7 3 AC CMPX 6+ 2+ E1 CMPB 4 4+ 2+ 109C LDY 7 3 AE LDX 7+ 2+ E2 SSCB 4+ 2+ 103C LDY 7 6 3 AE LDX 7+ 2+ E2 SSCB 4+ 2+ 103C CMPY 6 3 AF STX Indexed 5+ 2+ E3 ADDD 6+ 2+ 103C CMPY 6 3 AF STX Indexed 5+ 2+ E4 ANDB 4+ 2+ 103C CMPY 7 3+ ABB SUBD 7 3 E8 EORB 4+ 2+ 103C CMPY 7 3+ ABB SUBD 7 3 E8 EORB 4+ 2+ 108G CMPY 6 3 BS SUBA Extended 5 3 E8 EORB 4+ 2+ 108G CMPY 7 3+ ABB SUBD 7 3 E8 EORB 4+ 2+ 108G CMPY 7 4 BS SITA 5 3 EB CORB 5 3 EB CORB 5 3 INGC CMPY 7 4 BS SITA 5 3 EB CORB 5 3 EB CORB 5 3 INGC CMPY 7	A1	CMPA	*	4+	2+	D7	ST8		4	2	102B	LBMI		56	4
A3 SUBD 6+ 2+ D9 ADCB 4 2 102D LBLT 56. 4 A4 ANDA 4+ 2+ D5 ADDB 4 2 102E LBGT 55 4 A6 LDA 4+ 2+ DD STD 5 2 103S SWI2 Implied 20 2 2 A8 EORA 4+ 2+ DE LDU 5 2 103S SWI2 Implied 20 2 2 A8 EORA 4+ 2+ DE LDU 5 2 108G CMPY 5 4 A9 ADCA 4+ 2+ DE LDU 5 2 108G CMPY 5 4 A9 ADCA 4+ 2+ DF STU Direct 5 2 108G CMPY 6 3 AC CMPX 6+ 2+ E1 CMPB 4 4+ 2+ 109E LDY 7 3 AC CMPX 6+ 2+ E1 CMPB 4 4+ 2+ 109C LDY 7 3 AE LDX 7+ 2+ E2 SSCB 4+ 2+ 103C LDY 7 6 3 AE LDX 7+ 2+ E2 SSCB 4+ 2+ 103C CMPY 6 3 AF STX Indexed 5+ 2+ E3 ADDD 6+ 2+ 103C CMPY 6 3 AF STX Indexed 5+ 2+ E4 ANDB 4+ 2+ 103C CMPY 7 3+ ABB SUBD 7 3 E8 EORB 4+ 2+ 103C CMPY 7 3+ ABB SUBD 7 3 E8 EORB 4+ 2+ 108G CMPY 6 3 BS SUBA Extended 5 3 E8 EORB 4+ 2+ 108G CMPY 7 3+ ABB SUBD 7 3 E8 EORB 4+ 2+ 108G CMPY 7 4 BS SITA 5 3 EB CORB 5 3 EB CORB 5 3 INGC CMPY 7 4 BS SITA 5 3 EB CORB 5 3 EB CORB 5 3 INGC CMPY 7			ı						4				ı	56	4
A4 ANDA A5 BITA A4 + 2+ DB ADDB A6 LDA A4 + 2+ DB ADDB A7 STA A6 LDA A4 + 2+ DB LDU A7 STA A8 EORA A4 + 2+ DB LDU A8 EORA A4 + 2+ DF STU A8 EORA A4 + 2+ DF STU A9 ADCA AA ORA A4 + 2+ DF STU AAA ORA AA ORA A4 + 2+ DF STU AAA ORA AA ORA			ı	6+				-	4		102D	LBLT	l	56	4
A5 BITA			1					F	4		ľ		ŧ		4
A6 LDA			ĺ			i		ŧ					Relative		4
A7 STA			1		_				5		1				2
A8 EORA			1		_				-						
A9 ADCA AA ORA A4+ 2+ DF STU Direct 5 2 108E LDY Immed 4 4 AA ORA A4+ 2+ E0 SUBB Indexed 4+ 2+ 109C CMPY 4 7 3 AC CMPX AD JSR 7+ 2+ E2 SECB 4+ 2+ 109E LDY 7 6 3 AE LDX 7+ 2+ E2 SECB 4+ 2+ 109E LDY 7 6 3 AE LDX 7+ 2+ E3 ADDD 6+ 2+ 10AC CMPY 4 7+ 3+ AF STX Indexed 5+ 2+ E4 ANDB 4+ 2+ 10AC CMPY 7 3+ AF STX Indexed 5 3 E6 LDB 4+ 2+ 10AC CMPY 7 3+ B1 CMPA 5 3 E7 STB 4+ 2+ 10BC CMPY 7 3+ B2 SBCA 5 3 E8 EORB 4+ 2+ 10BC CMPY 6+ 3+ B2 SBCA 5 3 E8 EORB 4+ 2+ 10BC CMPY 6+ 3+ B3 SUBD 7 3 E9 ADCB 4+ 2+ 10BC CMPY 7 4 B4 ANDA 6 3 EA ADDB 4+ 2+ 10BC CMPY 7 4 B5 BITA 5 3 E6 LDB 4+ 2+ 10BC CMPY 7 4 B6 LDA 5 3 EC LDD 5+ 2+ 10BF STY Extended 7 4 B6 LDA 5 3 EC LDD 5+ 2+ 10DE LDS Indexed 6+ 3+ B6 LDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Direct 6 B7 STA 5 3 EF LDU 7 5+ 2+ 10DF STS Direct 6 B8 ADDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Direct 6 B8 ADDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Direct 6 B8 ADDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Direct 6 B8 ADDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Direct 6 BB ADDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Direct 6 BB ADDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Direct 6 BB ADDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Direct 6 BB ADDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Direct 6 BB ADDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Direct 6 BB ADDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Direct 6 BB ADDA 5 3 EF STU Indexed 5+ 2+ 10BF STS Extended 7 BB STX Extended 6 3 F4 ANDB 5 3 113F SWi3 Implied 20 2 BB JSR 8 STX Extended 6 3 F4 ANDB 5 3 113B CMPU Direct 7 3 BF STX Extended 6 3 F4 ANDB 5 3 113B CMPU Direct 7 3 BF STX Extended 7 ANDB 6 5 3 113B CMPU Direct 7 3+ 3+ 3+ 3+ 3+ 3+ 3+ 3+ 3+ 3+ 3+ 3+ 3+			1					1							
AA ORA AB ADDA A+ 2+ E0 SUBB Indexed 4+ 2+ 1093 CMPD 1096 CMPY			1					† Direct			1				
AB ADDA AC CMPX 6+ 2+ E1 CMPB AC CMPX 6+ 2+ E1 CMPB AC CMPX 6+ 2+ E1 CMPB AC CMPX AC C			ł				0.0	D., CO.	Ū	_					
AC CMPX AD JSR 7+ 2+ E1 CMPB AP JSR 7+ 2+ E2 SBCB AP JSR A						FO	SHRR	Indeved	4+	2+			1		
AD JSR AE LDX 5+2+E3 ADDD 6+2+10A3 CMPD Indexed 7+3+ E5 BITB AF STX Indexed 5+2+E4 ANDB AF STX Indexed 5+2+E4 ANDB B1 CMPA A 5 3 E7 STB AB LCMPA B2 SBCA B3 SUBD B1 ADDB B1 AD			Į.					i i					Ţ		
AE LDX	-		ļ	_	_			T					Direct	-	
AF STX			1					1			,			-	- 1
E5 BITB			indexed.								4		A		-
BO SUBA	Α,	317	HUGAEL	Ψ,	4	1		1		_	1	-	I		1
B1 CMPA	DA.	CHIDA	Eutondad	E	2	:				-	1		Indexed		- 1
B2 SBCA 5 3 E8 EORB 4+ 2+ 10BC CMPY 4 8 4 83 SUBD 7 3 E9 ADCB 4+ 2+ 10BE LDY 7 4 84 ANDA 5 3 EA ORB 4+ 2+ 10BE LDY 7 4 85 BITA 5 3 EA ORB 4+ 2+ 10BE LDY 7 4 86 LDA 5 3 EB ADDB 4+ 2+ 10DE LDS Immed 4 4 86 LDA 5 3 EC LDD 5+ 2+ 10DE LDS Direct 6 3 87 STA 5 3 EE LDU 5+ 2+ 10DE STS Direct 6 3 + 2+ 10EE LDS Indexed 6+ 3+ 10EF LDS Indexed 6+ 3+ 10EF LDS			A			7		1			ì				_
83 SUBD 7 3 E9 ADCB 4+ 2+ 10BE LDY 7 4 84 ANDA 5 3 EA OR8 4+ 2+ 10BE LDY 7 4 85 BITA 5 3 EB ADDB 4+ 2+ 10CE LDS Immed 4 4 86 LDA 5 3 EC LDD 5+ 2+ 10DE LDS Direct 6 3 87 STA 5 3 EC LDU 5+ 2+ 10DE LDS Direct 6 3 88 EORA 5 3 EE LDU 5+ 2+ 10DE LDS Indexed 6+ 3+ 89 ADCA 5 3 EF STU Indexed 5+ 2+ 10DE LDS Indexed 6+ 3+ 80 ADDA 5 3 EF STU Indexed 5- <td< td=""><td></td><td>-</td><td>T</td><td></td><td>-</td><td></td><td></td><td>1</td><td></td><td></td><td>(</td><td></td><td>LALEI IUGU</td><td>-</td><td></td></td<>		-	T		-			1			(LALEI IUGU	-	
84 ANDA 5 3 EA OR8 4+ 2+ 10BF STY Exended 7 4 85 BITA 5 3 EB ADDB 4+ 2+ 10DE LDS Immed 4 4 4 8 10DE LDS Immed 4 4 4 10DE LDS Immed 4 4 4 8 10DE LDS Immed 4 4 8 10DE LDS Immed 6 3 8 10DE LDS Immed 6+ 3+ 10DE LDS 10DE LDS <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>·</td> <td></td> <td>1</td> <td></td> <td>-</td> <td>1</td> <td>-</td> <td>Ī</td> <td></td> <td></td>					-	·		1		-	1	-	Ī		
B5 BITA 5 3 EB ADDB 4 + 2 + 10CE LDS Immed 4 4 B6 LDA 5 3 EC LDD 5 + 2 + 10DE LDS Direct 6 3 B7 STA 5 3 ED STD 5 + 2 + 10DE LDS Direct 6 3 B8 EORA 5 3 EE LDU 5 + 2 + 10EE LDS Indexed 6 + 3 + 10EE LDS Indexed 6 + 3 + 10EE LDS Indexed 6 + 3 + 10EE LDS Indexed 6 + 3 + 10EE LDS Indexed 6 + 3 + 10EE LDS Indexed 6 + 3 + 10EE LDS Indexed 6 + 3 + 10EE LDS Indexed 6 + 3 + 10EE LDS Indexed 6 + 3 + 10EE LDS Indexed 7 - 4 4 BS ADDA 5 3 FO SUBB Extended 5 3 10FF STS Extended 7 - 4 4 BS BD JSR 8 3 FE SBCB			ı		-	*				-	1		¥		
B6 LDA 5 3 EC LDD 5+ 2+ IODE LDS Direct 6 3 B7 STA 5 3 ED STD 5+ 2+ IODE LDS Direct 6 3 B8 EORA 5 3 EE LDU 5+ 2+ IODE LDS Indexed 6+ 3+ B9 ADCA 5 3 EF STU Indexed 5+ 2+ IOFE LDS Indexed 6+ 3+ BA ORA 5 3 FS SUBB Extended 5 3 IOFF STS Indexed 6+ 3+ BB ADDA 5 3 FO SUBB Extended 5 3 Inger TS Stended 7 4 4 4 113F SWi3 Implied 20 2 2 B BS STX Extended <td< td=""><td></td><td></td><td>1</td><td>-</td><td>-</td><td>,</td><td></td><td>i</td><td></td><td>_</td><td>!</td><td></td><td></td><td>-</td><td></td></td<>			1	-	-	,		i		_	!			-	
B7 STA 5 3 ED STD 5 + 2 + 10DF 10DF STS Direct 6 3 B8 EORA 5 3 EE LDU 5 + 2 + 10DF 10DF STS Indexed 6 + 3 + 3 + 10EF STS Indexed 6 + 3 + 10EF STS Indexed 6 + 3 + 10EF STS Indexed 6 + 3 + 10EF STS Indexed 6 + 3 + 10EF STS Indexed 6 + 3 + 10EF STS Indexed 6 + 3 + 10EF STS Indexed 6 + 3 + 10EF STS Indexed 6 + 3 + 10EF STS Indexed 6 + 3 + 10EF STS Indexed 7 - 4 8 - 4 10FE LDS Extended 7 - 4 8 - 4 10FF STS Extended 7 - 4 8 - 4 10FF STS Extended 7 - 4 8 - 4 10FF STS Extended 7 - 4 8 - 4 10FF STS Extended 7 - 4 8 - 4 10FF STS Extended 7 - 4 8 - 4 11BS CMPU <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			1					1							
B8 EORA			1					1			•				
B9 ADCA 5 3 EF STU Indexed 5 + 2 + 10EF STS Indexed 6 + 3 + 10FE LDS Extended 7 4 4 BB ADDA 5 3 FO SUBB Extended 5 3 10FF STS Extended 7 4 BC CMPX 7 3 F1 CMPB 4 5 3 113F SW3 Implied 20 2 2 BD JSR 8 3 F2 SBCB 5 3 1183 CMPU Immed 5 4 BE LDX 6 3 F3 ADDD 7 3 1180 CMPS Immed 5 4 BF STX Extended 6 3 F4 ANDB 5 3 1193 CMPU Direct 7 3 1190 CMPU Direct 7 3 3 110 CMPS Direct						:					t .				
BA ORA 5 3 FO SUBB Extended 5 3 10FE LDS Extended 7 4 BB ADDA 5 3 FO SUBB Extended 5 3 10FF STS Extended 7 4 BC CMPX 7 3 FI CMPB 5 3 113F SW3 Implied 20 2 BD JSR 8 3 F2 SBCB 5 3 118C CMPS Immed 5 4 BE LDX 6 3 F3 ADDD 7 3 118C CMPS Immed 5 4 BF STX Extended 6 3 F4 ANDB 5 3 1192 CMPS Immed 5 4 CO SUBB Immed 2 2 F6 LDB 5 3 1192 CMPS Indexed						i		, , ,	-		i			-	
BB ADDA 5 3 FO SUBB Extended 5 3 10FF STS Extended 7 4 BC CMPX 7 3 F1 CMPB 4 5 3 113F SW3 Implied 20 2 BD JSR 8 3 F2 SBCB 5 3 1183 CMPU Immed 5 4 BE LDX 6 3 F3 ADDD 7 3 118C CMPS Immed 5 4 BF STX Extended 6 3 F4 ANDB 5 3 1193 CMPU Direct 7 3 CO SUBB Immed 2 2 F6 LDB 5 3 1193 CMPU Direct 7 3 C1 CMPB 4 2 2 F7 STB 5 3 1182 CMPS Indexed 7- 3+ C2 SBCB 2 2 F8 EOR8 5 3 1183 CMPU Extended 8 4 C3 ADDD 4						į EF	ธกับ	indexed	5+	2+					
BC CMPX 7 3 F1 CMPB 5 3 113F SWi3 Implied 20 2 BD JSR 8 3 F2 SBCB 5 3 113F CWI3 Implied 20 2 BE LDX 6 3 F3 ADDD 7 3 118C CMPS Immed 5 4 BF STX Extended 6 3 F4 ANDB 5 3 1193 CMPU Direct 7 3 CO SUBB Immed 2 2 F6 LDB 5 3 1193 CMPU Direct 7 3 C1 CMPB 4 2 2 F7 STB 5 3 11AC CMPS Direct 7 3+ C1 CMPB 4 2 2 F8 EOR8 5 3 118C CMPS Indexed <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td><td>_</td><td></td><td></td><td></td><td></td><td></td></t<>									_	_					
BD JSR								Extended							
BE LDX 6 3 F3 ADDD 7 3 118C CMPS Immed 5 4 BF STX Extended 6 3 F4 ANDB 5 3 1193 CMPU Direct 7 3 CO SUBB Immed 2 2 F6 LDB 5 3 119C CMPS Direct 7 3+ C1 CMPB 2 2 F6 LDB 5 3 113C CMPU Indexed 7- 3+ C1 CMPB 2 2 F8 EOR8 5 3 118C CMPS Indexed 7- 3+ C2 SBCB 2 2 F8 EOR8 5 3 1183 CMPU Extended 8 4 C3 ADDD 4 3 F9 ADCB 5 3 118C CMPS Extended 8 4						i		Ť					•		
BF STX Extended 6 3 F4 ANDB 5 3 1193 CMPU Direct 7 3 CO SUBB Immed 2 2 F6 LDB 5 3 1193 CMPU Direct 7 3 C1 CMPB A 2 2 F7 STB 5 3 11A2 CMPS Indexed 7- 3+ C2 SBCB 2 2 F8 EOR8 5 3 1183 CMPU Extended 8 4 C3 ADDD 4 3 ADCB 5 3 118C CMPS Extended 8 4 C4 ANDB 2 2 FA ORB 5 3 118C CMPS Extended 8 4											1				
F5 BITB 5 3 119C CMPS Direct 7 3			†					-						-	
CO SUBB Immed 2 2 F6 LDB 5 3 11A3 CMPU Indexed 7- 3+ C1 CMPB 2 2 F7 STB 5 3 11AC CMPS Indexed 7- 3+ C2 SBCB 2 2 F8 EORB 5 3 11B3 CMPU Extended 8 4 C3 ADDD 4 3 F9 ADCB 5 3 11BC CMPS Extended 8 4 C4 ANDB 2 2 FA ORB 5 3	BF	STX	Extended	6	3	i		•							
C1 CMPB						1		1	-	_					-
C2 SBCB	CO	SUBB	Immed		_	} -	LDB	1	-		į.				-
C3 ADDD 4 3 F9 ADCB 5 3 11BC CMPS Extended 8 4 C4 ANDB 2 2 FA ORB 5 3	C1	CMPB	A	2	2	F7	STB	1	5	-	11AC	CMPS	Indexed	7+	3+
C4 ANDB 2 2 FA ORB 5 3	C2	SBCB		2	2	F8	EORB	1	5	3	1183	CMPU	Extended	8	
	СЗ	ADDD		4	3	F9	ADCB		5		1180	CMPS	Extended	8	4
C5 BITB Immed 2 2 FB ADDB Extended 5 3	C4	ANDB		2			ORB	. ↓	5	3	1				
	C5	BITB	Immed	2	2	FB	ADDB	Extended	5	3	Ì				

Note: All unused opcodes are both undefined and illegal. The operation is not guaranteed.



Note for Use

Compatibility with NMOS MPU (HD6809)

The differences between HD6309 (CMOS) and HD6809 (NMOS) is shown in table 13.

Execution Sequence of CLR Instruction

Cycle-by-cycle flow of CLR instruction (direct, extended, indexed addressing mode) is shown below. In this sequence the contents of the memory location specified by the operand is read before writing 00 into it. Note that status flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Example: CLR (Extended)

\$8000	CLR	\$A000
\$A000	FCB	\$80

Cycle;	Address	Data	$\mathbb{R}/\overline{\mathbb{W}}$	Description
1	8000	7F	1	Opcode Fetch
2	8001	A 0	1	Operand Address, High Byte
3	8002	00	1	Operand Address,
				Low_Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed 00 into
				Specified Location

* The data bus has the data at that particular address.

Table 13. Differences between HD6309 and HD6809

item		HD6309 (CMOS)	HD6809 (NMOS)					
Address bus reset operational transaction (Note)	on inter-	Outputs FFFF ₁₆ VMA state (figure 6)	Outputs FFFE ₁₆					
Memory ready (MRDY)	Stretch Unit	Integral multiples of half (1/2) bus cycles	Integral multiples of quarter (1/4) bus cycles					
		E LPCSM	E 1/4 cycle C 1-1 trcsm					
	Stretch Time	5 μs max	10 μs max					
	Reset operation internal transaction period (Note)	VMA state E and Q are not stretched	E and Q are stretched					
DMA/bus request	Auto-refresh	None	Executed					
	External interrupt requests during DMA cycle (IRQ, FIRQ)	Not accepted (Also during dead cycle)	With auto-refresh, IRQ and FIRQ requests issued during MPU cycle are latched.					
	Reset operation internal transaction period (Note)	Set DMA/BREQ to high (figure 21)	Low level DMA/BREQ allows the MPU to be placed in bus grant state (BA+BS = high).					
External clock XTAL Pin	input	Floating	Grounded					
		39 XTAL floating 38 EXTAL 4x CLK	40 32 XTAL 32 XTAL 7/7 GND 33 XXTAL 7/7 GND 37 Ax CLK					
Unused opcod Unused Post byte cod (Indexed addri EXG and TFR	e # essing,	Operation is not guaranteed when unused opcode and unused post byte code are specified. Operations are different between the two devices.						

Note: Reset operation internal transaction period is a VMA period during which the address bus outputs FFFF16.

Application Note for System Design

At the trailing edge of the address bus, the noise pulses may appeare on the output signals in HD6309.

Note the noise pulses and the following measures against them.

Noise Occurrence Condition: As shown in figure 22, the noise pulses which are 0.8 V or over may appear on E and Q clocks when the address bus changes from high to low.

If the address buses $(A_0\text{-}A_{15}, \text{ and } R/\overline{W})$ change from high to low, the transient current flows through the GND. The noise pulses are generated on the LSI's V_{SS} pins according

to the current and to the impedance state of the GND wirings.

Figure 23 shows the noise voltage dependency on the each parameter.

Figure 25 shows the noise voltage dependency on the load capacitance of the address bus.

Note: The noise level should be carefully checked because it depends on the each parameter of actual application system.




Figure 21. DMA/BREQ during reset operation internal transaction

Noise Reduction:

- 1. Control each parameter such as Cd, V_{CC} , Zg in figure 23, and the noise level is reduced to be allowable.
- Insert a bypass capacitor between the V_{CC} and the GND of the HD6309.
 Connect the CMOS buffer with noise mar-
- gin to E and O clocks.

 4. Insert the damping registors to the address

bus. That is effective for the noise level to reduce less than 0.8 V. The damping resistor is about 40-50 Ω on the higher byte of the address bus $(A_{15}-A_8)$ and about 130-140 Ω on the lower byte of the address bus (A_7-A_0) , and R/\overline{W} as shown in figure 24. Electrical specifications are not changed by inserting the damping resistors.




Figure 22. Noise at Address Bus Output Changing




Figure 23. Dependency of the Noise Voltage on Each Parameter




Figure 24. Connecting Damping Resistors to Address Bus




Figure 25. Dependency of the Noise Voltage on the Load Capacitance of the Address Bus

368

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply Voltage	V _{CC} ¹	-0.3 to +7.0	V
Input Voltage	V _{in} 1	-0.3 to +7.0	٧
Maximum Output Current	I _o ²	5	mA
Maximum Total Output Current	\Si_0 ^3	100	mA
Operating Temperature	T _{opr}	-20 to +75	*C
Storage Temperature	T _{stg}	-55 to +150	°C

- Notes:1. With respect to Vss (system GND)
 Maximum output current is the maximum currents which can flow out from one output terminal and I/O common terminal (A o-A₁₅, R/W, Do-D₇, BA, BS, Q, E).
 Maximum total output current is the total sum of output currents which can flow out simultaneously from output terminals and I/O common terminals (Ao-A₁₅, R/W, Do-D₇, BA, BS, Q, E)
 - Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

Recommended Operating Conditions

Item		Symbol	Min	Тур	Max	Unit
Supply Voltage		V _{cc} ¹	4.5	5.0	5.5	٧
Supply Voltage	EXTAL	V _{IL} [†]	-0.3		0.6	٧
	Other Inputs		-0.3	· · · · · · · · · · · · · · · · · · ·	0.8	V
	RES	V _{IH} ¹	V _{CC} -0.5		Vcc	٧
	EXTAL	-	V _{CC} ×0.7		Vcc	V
	Other Inputs		2.0		Vcc	V
Operating Tempe	rature	Topr	-20	25	75	*C

Note: 1. With respect to Vss (system GND)

Electrical Characteristics

DC Characteristics (Vcc=5.0 V \pm 10%, Vss=0 V, Ta=-20 to +75 °C, unless otherwise noted.)

			HD63B0	9		HD63C0	9			
Item		Symbol	Min	Тур	Max	Min	Тур	Max	_ Unit	Test Condition
Input High Voltage	RES	V _{IH}	V _{cc} -0.5		Vcc	V _{CC} -0.5		Vcc	٧	
	EXTAL	_	$V_{CC} \times 0.7$		Vcc	V _{CC} ×0.7		Vcc	_	•
	Other Inputs	-	2.0		Vcc	2.0		Vcc	•	
Input Low Voltage	EXTAL	V ₁₁	-0.3		0.6	-0.3		0.6	٧	
	Other Inputs		-0.3		0.8	-0.3		8.0	_	
Input Leakage Current	Except EXTAL, XTAL	ţ _o	-2.5		2.5	-2.5		2.5	μА	$V_m = 0$ to V_{CC} , $V_{CC} = max$
Three State (Off State)	D ₀ -D ₇	I _{TSI}	-10		10	-10		10	μA	$V_{in} = 0.4$ to V_{CC} ,
Input Current	A ₀ -A ₁₅ , R/W	_	-10		10	-10		10		V _{CC} =max
Output High Voltage	D ₀ -D ₇	V _{OH}	4.1			4.1			٧	LOAD = -400µA
		_	V _{CC} -0.1			V _{CC} -0.1			_	LOAD ≤ - 10μA
	A ₀ -A ₁₅ , R/W.		4.1			4.1		•		I _{LOAD} = -400μA
	Q, E		V _{CC} -0.1			V _{CC} -0.1			_	$l_{LOAD} \le -10 \mu A$
	BA, BS		4.1			4.1				$I_{\text{LOAD}} = -400 \mu \text{A}$
			V _{CC} -0.1			V _{CC} -0.1				$I_{LOAD} \le -10 \mu A$
Output Low Voltage		Vol			0.5			0.5	٧	I _{LOAD} = 2mA
Input Capacitance	D ₀ -D ₇	C _m			15			15	ρF	$V_m = 0V$, $T_a = 25^{\circ}C$,
	Except D ₀ -D ₇				10			10		f=1MHz
Output Capacitance	A ₀ -A ₁₅ , R:\www. BA, BS	Cout			12			12	рF	_
Current Dissipation		¹ cc			24			36	mΑ	Operating
					15	•••		18	-	Sleeping

AC Characteristics (Vcc=5.0 V \pm 10%, Vss=0 V, Ta=-20 to +75 °C, unless otherwise noted.)

Clock Timing

Item	Symbol	HD63B09			HD63C09				
		Min	Тур	Max	Min	Тур	Max	– Unit	Test Condition
Frequency of Operation (Crystal External Input)	FXTAL	2		8	2		1.2	MHz	Figs. 27, 28
Cycle Time	t _{cyc}	500		2000			2000	ns	-
Total Up Time	tuт	480			310			ns	
Processor Clock High	tрwен	220		5000	140	•	5000		
Processor Clock Low	tower	210		1000	140		1000	ns	
E Rise and Fall Time	ter, ter			20			20	ns	
E _{Low} to Q _{High} Time	tavs	100		140	70		100	ns	-
Q Clock High	t PWQH	220		1000	140		1000	ns	-
Q Clock Low	tewas	220		5000	140		5000	ns	
Q Rise and Fall Time	tar, tar			20			20	ns	<u>.</u>
Q _{Low} to E _{Low} Time	tos	100			70	··		ns	

Bus Timing

			HD63B09			HD63C09				
ltem		Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Condition
Address Delay		t _{AD}			110			110	กร	Figs. 27, 28
Address Valid to Q _{High}		taq	15		·	-30			ns	
Peripheral Read Access Time (tur-tap-tose=tacc)		tacc -	330			160			ns	_
Data Set Up Time (Read)		t _{DSR}	40			40	···		ns	
Input Data Hold Time	9	¹oнa	10		 -	10			ns	_
	Ta=0 to +75°C	t _{AH}	20			20	<u> </u>		ns	= '
	Ta = -20 to 0°C		10			10			_	
Data Delay Time (Write)		topw			110			70	ns	_
Output Hold Time	Ta=0 to +75°C	tohw	30			30			กร	- "
	$Ta = -20$ to $0^{\circ}C$	_	20			20			-	

Note: When the address bus is latched at the rising edge of Q, Q should be delayed to assure address set-up time.

Processor Control Timing

ltem	Symbol	HD63B0	9 HD63C0	9	Test Condition
		Min Typ	Max Min Typ	Max Unit	
MRDY Set Up Time	фсsм	110	70	ns	Figs. 3 - 7
MRDY Set Up Time 2	tрcsм2	240	160	ns	Figs. 12, 13
Interrupts Set Up Time	tecs	110	70	ns	
HALT Set Up Time	т РСSН	110	70	ns	
RES Set Up Time	1 _{PCSR}	110	110	ns	
DMA/BREQ Set Up Time	†PCSD	110	70	กร	
Processor Control Rise and Fall	Timet _{PCr} ,		100	100 ns	_
	1 PCf				
Crystal Oscillator Start Time	t RC	20	20	ms	




Figure 26. Bus Timing Test Load




Figure 27. Read Data from Memory or Peripherals





Figure 28. Write Data to Memory or Peripherals

OHITACHI

Package Dimensions



374